riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replace TODO

This commit is contained in:
Eddie Hung 2019-11-22 16:58:08 -08:00
parent 84153288bb
commit 00d76f6cc4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/clkpart.cc
View File

@ -58,7 +58,7 @@ struct ClkPartPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
log_header(design, "Executing CLKPART pass (TODO).\n");
log_header(design, "Executing CLKPART pass (partition design according to clock domain).\n");
log_push();
clear_flags();