yosys/manual/PRESENTATION_ExSyn/memory_02.ys

5 lines
98 B
Plaintext
Raw Normal View History

2014-02-02 15:26:26 -06:00
read_verilog memory_02.v
hierarchy -check -top test
proc;; memory -nomap
opt -mux_undef -mux_bool