yosys/tests/efinix/adffs.ys

13 lines
530 B
Plaintext
Raw Normal View History

read_verilog adffs.v
proc
#async2sync # converts async flops to a 'sync' variant clocked by a 'super'-clock
flatten
equiv_opt -multiclock -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:EFX_GBUFCE
select -assert-count 4 t:EFX_FF
select -assert-count 2 t:EFX_LUT4
select -assert-none t:EFX_GBUFCE t:EFX_FF t:EFX_LUT4 %% t:* %D