yosys/techlibs/ice40/tests/test_arith.ys

18 lines
366 B
Plaintext
Raw Normal View History

2015-04-18 02:33:34 -05:00
read_verilog test_arith.v
synth_ice40
rename test gate
read_verilog test_arith.v
rename test gold
miter -equiv -flatten -make_outputs gold gate miter
sat -verify -prove trigger 0 -show-ports miter
2019-08-07 18:27:07 -05:00
synth_ice40 -top gate
read_verilog test_arith.v
rename test gold
miter -equiv -flatten -make_outputs gold gate miter
sat -verify -prove trigger 0 -show-ports miter