yosys/docs/source/code_examples/synth_flow/opt_02.v

4 lines
76 B
Verilog
Raw Normal View History

2014-02-02 15:26:26 -06:00
module test(input A, output Y, Z);
assign Y = A == A, Z = A != A;
endmodule