yosys/docs/source/code_examples/synth_flow/memory_01.ys

4 lines
71 B
Plaintext
Raw Normal View History

2014-02-02 15:26:26 -06:00
read_verilog memory_01.v
hierarchy -check -top test
proc;; memory; opt