mirror of https://github.com/YosysHQ/yosys.git
6 lines
81 B
Plaintext
6 lines
81 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module testcase;
|
||
|
|
wire [3:0] #1 a = 4'b0000;
|
||
|
|
endmodule
|
||
|
|
EOT
|