mirror of https://github.com/YosysHQ/yosys.git
49 lines
1.0 KiB
Verilog
49 lines
1.0 KiB
Verilog
|
/*
|
||
|
|
ISC License
|
||
|
|
|
||
|
|
Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
|
||
|
|
|
||
|
|
Permission to use, copy, modify, and/or distribute this software for any
|
||
|
|
purpose with or without fee is hereby granted, provided that the above
|
||
|
|
copyright notice and this permission notice appear in all copies.
|
||
|
|
|
||
|
|
THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
||
|
|
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
||
|
|
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
||
|
|
ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
||
|
|
WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
||
|
|
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
||
|
|
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
module widemux(
|
||
|
|
input [3:0] data,
|
||
|
|
input S0,
|
||
|
|
input S1,
|
||
|
|
output Y
|
||
|
|
|
||
|
|
);
|
||
|
|
|
||
|
|
wire A, B;
|
||
|
|
|
||
|
|
always @ (*) begin
|
||
|
|
if (S0)begin
|
||
|
|
A = data[1];
|
||
|
|
B = data[3];
|
||
|
|
end else begin
|
||
|
|
A = data[0];
|
||
|
|
B = data[2];
|
||
|
|
end
|
||
|
|
|
||
|
|
if (S1)begin
|
||
|
|
Y = A;
|
||
|
|
end else begin
|
||
|
|
Y = B;
|
||
|
|
end
|
||
|
|
|
||
|
|
end
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
|
||
|
|
|