2019-10-18 05:19:59 -05:00
|
|
|
read_verilog ../common/fsm.v
|
|
|
|
|
hierarchy -top fsm
|
2019-08-30 01:45:33 -05:00
|
|
|
proc
|
|
|
|
|
flatten
|
|
|
|
|
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
|
|
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
2019-10-18 05:19:59 -05:00
|
|
|
cd fsm # Constrain all select calls below inside the top module
|
2019-08-30 01:45:33 -05:00
|
|
|
|
|
|
|
|
select -assert-count 2 t:SB_DFFESR
|
|
|
|
|
select -assert-count 2 t:SB_DFFSR
|
|
|
|
|
select -assert-count 1 t:SB_DFFSS
|
|
|
|
|
select -assert-count 13 t:SB_LUT4
|
|
|
|
|
select -assert-none t:SB_DFFESR t:SB_DFFSR t:SB_DFFSS t:SB_LUT4 %% t:* %D
|
