mirror of https://github.com/YosysHQ/yosys.git
26 lines
653 B
Plaintext
26 lines
653 B
Plaintext
|
read_verilog -specify specify.v
|
||
|
|
prep
|
||
|
|
cd test
|
||
|
|
select t:$specify2 -assert-count 0
|
||
|
|
select t:$specify3 -assert-count 1
|
||
|
|
select t:$specrule -assert-count 2
|
||
|
|
cd test2
|
||
|
|
select t:$specify2 -assert-count 1
|
||
|
|
select t:$specify3 -assert-count 0
|
||
|
|
select t:$specrule -assert-count 0
|
||
|
|
write_verilog specify.out
|
||
|
|
design -stash gold
|
||
|
|
|
||
|
|
read_verilog -specify specify.out
|
||
|
|
cd test
|
||
|
|
select t:$specify2 -assert-count 0
|
||
|
|
select t:$specify3 -assert-count 1
|
||
|
|
select t:$specrule -assert-count 2
|
||
|
|
cd test2
|
||
|
|
select t:$specify2 -assert-count 1
|
||
|
|
select t:$specify3 -assert-count 0
|
||
|
|
select t:$specrule -assert-count 0
|
||
|
|
design -stash gate
|
||
|
|
|
||
|
|
# TODO: How to check $specify and $specrule-s are equivalent?
|