2019-10-18 05:19:59 -05:00
|
|
|
read_verilog ../common/logic.v
|
2019-09-23 07:51:41 -05:00
|
|
|
hierarchy -top top
|
2019-10-18 02:13:06 -05:00
|
|
|
proc
|
2019-09-23 07:51:41 -05:00
|
|
|
equiv_opt -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check
|
|
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
|
|
|
|
|
|
select -assert-count 9 t:EFX_LUT4
|
|
|
|
|
select -assert-none t:EFX_LUT4 %% t:* %D
|
