mirror of https://github.com/YosysHQ/yosys.git
10 lines
357 B
Plaintext
10 lines
357 B
Plaintext
|
read_verilog logic.v
|
||
|
|
hierarchy -top top
|
||
|
proc
|
||
|
|
equiv_opt -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check
|
||
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||
|
|
cd top # Constrain all select calls below inside the top module
|
||
|
|
|
||
|
|
select -assert-count 9 t:EFX_LUT4
|
||
|
|
select -assert-none t:EFX_LUT4 %% t:* %D
|