2013-11-23 10:33:26 -06:00
|
|
|
#!/bin/bash
|
|
|
|
|
|
|
|
set -ex
|
2015-04-04 06:48:13 -05:00
|
|
|
for job in APPNOTE_010_Verilog_to_BLIF APPNOTE_011_Design_Investigation APPNOTE_012_Verilog_to_BTOR
|
2013-11-23 10:33:26 -06:00
|
|
|
do
|
|
|
|
[ -f $job.ok -a $job.ok -nt $job.tex ] && continue
|
2013-12-07 04:58:55 -06:00
|
|
|
if [ -f $job/make.sh ]; then
|
|
|
|
cd $job
|
|
|
|
bash make.sh
|
|
|
|
cd ..
|
|
|
|
fi
|
2013-11-28 06:48:38 -06:00
|
|
|
old_md5=$([ -f $job.aux ] && md5sum < $job.aux || true)
|
2013-11-23 10:33:26 -06:00
|
|
|
while
|
2014-02-11 05:55:58 -06:00
|
|
|
pdflatex -shell-escape -halt-on-error $job.tex || exit
|
2013-11-23 10:33:26 -06:00
|
|
|
new_md5=$(md5sum < $job.aux)
|
|
|
|
[ "$old_md5" != "$new_md5" ]
|
|
|
|
do
|
|
|
|
old_md5="$new_md5"
|
|
|
|
done
|
|
|
|
touch $job.ok
|
|
|
|
done
|
|
|
|
|