riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/docs/source/code_examples/intro/counter_outputs.ys

29 lines
537 B
Plaintext
Raw Normal View History

WIP merging synth phases with example Replace `typical_phases.rst` and `examples.rst` with a single `example_synth.rst`. Also updating the counter example to match. Aims to reduce redundancy, and simplify the getting started section. Details on things like `proc`, `memory` and `fsm` should instead be in the advanced section (under the new `synth` subsection).
2023-12-06 18:04:46 -06:00
# read
presentation progress
2014-01-29 05:15:38 -06:00
read_verilog counter.v
hierarchy -check -top counter
Move presentation intro example Rework images makefile a bit to get it to import and build from resources folder(s). Currently requires running twice from a clean build due to the way it finds `.dot` files to convert.
2023-08-02 16:20:29 -05:00
show -notitle -format dot -prefix counter_00
presentation progress
2014-01-29 05:15:38 -06:00
WIP merging synth phases with example Replace `typical_phases.rst` and `examples.rst` with a single `example_synth.rst`. Also updating the counter example to match. Aims to reduce redundancy, and simplify the getting started section. Details on things like `proc`, `memory` and `fsm` should instead be in the advanced section (under the new `synth` subsection).
2023-12-06 18:04:46 -06:00
# elaborate
proc
show -notitle -format dot -prefix counter_proc
presentation progress
2014-01-29 05:15:38 -06:00
WIP merging synth phases with example Replace `typical_phases.rst` and `examples.rst` with a single `example_synth.rst`. Also updating the counter example to match. Aims to reduce redundancy, and simplify the getting started section. Details on things like `proc`, `memory` and `fsm` should instead be in the advanced section (under the new `synth` subsection).
2023-12-06 18:04:46 -06:00
opt
Move presentation intro example Rework images makefile a bit to get it to import and build from resources folder(s). Currently requires running twice from a clean build due to the way it finds `.dot` files to convert.
2023-08-02 16:20:29 -05:00
show -notitle -format dot -prefix counter_01
presentation progress
2014-01-29 05:15:38 -06:00
# mapping to internal cell library
Progress in presentation
2014-06-26 15:05:39 -05:00
techmap; opt
presentation progress
2014-01-29 05:15:38 -06:00
Progress in presentation
2014-06-26 15:05:39 -05:00
splitnets -ports;;
Move presentation intro example Rework images makefile a bit to get it to import and build from resources folder(s). Currently requires running twice from a clean build due to the way it finds `.dot` files to convert.
2023-08-02 16:20:29 -05:00
show -notitle -format dot -prefix counter_02
presentation progress
2014-01-29 05:15:38 -06:00
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
Move presentation intro example Rework images makefile a bit to get it to import and build from resources folder(s). Currently requires running twice from a clean build due to the way it finds `.dot` files to convert.
2023-08-02 16:20:29 -05:00
show -notitle -lib mycells.v -format dot -prefix counter_03