riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/various/elab_sys_tasks.ys

2 lines
35 B
Plaintext
Raw Normal View History

Initial implementation of elaboration system tasks (IEEE1800-2017 section 20.11) This PR allows us to use $info/$warning/$error/$fatal **at elaboration time** within a generate block. This is very useful to stop a synthesis of a parametrized block when an illegal combination of parameters is chosen.
2019-05-02 19:10:43 -05:00
read_verilog -sv elab_sys_tasks.sv