mirror of https://github.com/YosysHQ/yosys.git
4 lines
76 B
Plaintext
4 lines
76 B
Plaintext
|
read_verilog bug3670.v
|
||
|
|
read_verilog -lib -specify +/xilinx/cells_sim.v
|
||
|
|
abc9
|