mirror of https://github.com/YosysHQ/yosys.git
11 lines
412 B
Plaintext
11 lines
412 B
Plaintext
|
read_verilog ../common/add_sub.v
|
||
|
|
hierarchy -top top
|
||
|
|
proc
|
||
|
|
equiv_opt -assert -map +/nanoxplore/cells_sim.v synth_nanoxplore # equivalency check
|
||
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||
|
|
cd top # Constrain all select calls below inside the top module
|
||
|
|
select -assert-count 2 t:NX_CY
|
||
|
|
select -assert-count 4 t:NX_LUT
|
||
|
|
select -assert-none t:NX_CY t:NX_LUT %% t:* %D
|
||
|
|
|