mirror of https://github.com/YosysHQ/yosys.git
4 lines
78 B
Verilog
4 lines
78 B
Verilog
|
module test(input A, B, output Y);
|
||
|
|
assign Y = A ? A ? B : 1'b1 : B;
|
||
|
|
endmodule
|