riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/ice40/memory.ys

5 lines
100 B
Plaintext
Raw Normal View History

Fix all comments from PR
2019-08-21 13:52:07 -05:00
read_verilog memory.v
Add new tests for ice40 architecture
2019-08-19 23:50:05 -05:00
synth_ice40
Fix all comments from PR
2019-08-21 13:52:07 -05:00
select -assert-count 1 t:SB_RAM40_4K
write_verilog memory_synth.v