2015-04-23 17:06:50 -05:00
|
|
|
|
2015-04-25 13:44:51 -05:00
|
|
|
module \$__ICE40_RAM4K (
|
|
|
|
|
output [15:0] RDATA,
|
|
|
|
|
input RCLK, RCLKE, RE,
|
|
|
|
|
input [10:0] RADDR,
|
|
|
|
|
input WCLK, WCLKE, WE,
|
|
|
|
|
input [10:0] WADDR,
|
|
|
|
|
input [15:0] MASK, WDATA
|
|
|
|
|
);
|
2019-02-28 18:22:24 -06:00
|
|
|
parameter [1:0] READ_MODE = 0;
|
|
|
|
|
parameter [1:0] WRITE_MODE = 0;
|
2015-04-25 13:44:51 -05:00
|
|
|
parameter [0:0] NEGCLK_R = 0;
|
|
|
|
|
parameter [0:0] NEGCLK_W = 0;
|
|
|
|
|
|
|
|
|
|
parameter [255:0] INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
parameter [255:0] INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
|
|
|
|
|
|
|
|
|
|
generate
|
|
|
|
|
case ({NEGCLK_R, NEGCLK_W})
|
|
|
|
|
2'b00:
|
|
|
|
|
SB_RAM40_4K #(
|
|
|
|
|
.READ_MODE(READ_MODE),
|
|
|
|
|
.WRITE_MODE(WRITE_MODE),
|
|
|
|
|
.INIT_0(INIT_0),
|
|
|
|
|
.INIT_1(INIT_1),
|
|
|
|
|
.INIT_2(INIT_2),
|
|
|
|
|
.INIT_3(INIT_3),
|
|
|
|
|
.INIT_4(INIT_4),
|
|
|
|
|
.INIT_5(INIT_5),
|
|
|
|
|
.INIT_6(INIT_6),
|
|
|
|
|
.INIT_7(INIT_7),
|
|
|
|
|
.INIT_8(INIT_8),
|
|
|
|
|
.INIT_9(INIT_9),
|
|
|
|
|
.INIT_A(INIT_A),
|
|
|
|
|
.INIT_B(INIT_B),
|
|
|
|
|
.INIT_C(INIT_C),
|
|
|
|
|
.INIT_D(INIT_D),
|
|
|
|
|
.INIT_E(INIT_E),
|
|
|
|
|
.INIT_F(INIT_F)
|
|
|
|
|
) _TECHMAP_REPLACE_ (
|
|
|
|
|
.RDATA(RDATA),
|
|
|
|
|
.RCLK (RCLK ),
|
|
|
|
|
.RCLKE(RCLKE),
|
|
|
|
|
.RE (RE ),
|
|
|
|
|
.RADDR(RADDR),
|
|
|
|
|
.WCLK (WCLK ),
|
|
|
|
|
.WCLKE(WCLKE),
|
|
|
|
|
.WE (WE ),
|
|
|
|
|
.WADDR(WADDR),
|
|
|
|
|
.MASK (MASK ),
|
|
|
|
|
.WDATA(WDATA)
|
|
|
|
|
);
|
|
|
|
|
2'b01:
|
|
|
|
|
SB_RAM40_4KNW #(
|
|
|
|
|
.READ_MODE(READ_MODE),
|
|
|
|
|
.WRITE_MODE(WRITE_MODE),
|
|
|
|
|
.INIT_0(INIT_0),
|
|
|
|
|
.INIT_1(INIT_1),
|
|
|
|
|
.INIT_2(INIT_2),
|
|
|
|
|
.INIT_3(INIT_3),
|
|
|
|
|
.INIT_4(INIT_4),
|
|
|
|
|
.INIT_5(INIT_5),
|
|
|
|
|
.INIT_6(INIT_6),
|
|
|
|
|
.INIT_7(INIT_7),
|
|
|
|
|
.INIT_8(INIT_8),
|
|
|
|
|
.INIT_9(INIT_9),
|
|
|
|
|
.INIT_A(INIT_A),
|
|
|
|
|
.INIT_B(INIT_B),
|
|
|
|
|
.INIT_C(INIT_C),
|
|
|
|
|
.INIT_D(INIT_D),
|
|
|
|
|
.INIT_E(INIT_E),
|
|
|
|
|
.INIT_F(INIT_F)
|
|
|
|
|
) _TECHMAP_REPLACE_ (
|
|
|
|
|
.RDATA(RDATA),
|
|
|
|
|
.RCLK (RCLK ),
|
|
|
|
|
.RCLKE(RCLKE),
|
|
|
|
|
.RE (RE ),
|
|
|
|
|
.RADDR(RADDR),
|
2015-09-10 10:35:19 -05:00
|
|
|
.WCLKN(WCLK ),
|
2015-04-25 13:44:51 -05:00
|
|
|
.WCLKE(WCLKE),
|
|
|
|
|
.WE (WE ),
|
|
|
|
|
.WADDR(WADDR),
|
|
|
|
|
.MASK (MASK ),
|
|
|
|
|
.WDATA(WDATA)
|
|
|
|
|
);
|
|
|
|
|
2'b10:
|
|
|
|
|
SB_RAM40_4KNR #(
|
|
|
|
|
.READ_MODE(READ_MODE),
|
|
|
|
|
.WRITE_MODE(WRITE_MODE),
|
|
|
|
|
.INIT_0(INIT_0),
|
|
|
|
|
.INIT_1(INIT_1),
|
|
|
|
|
.INIT_2(INIT_2),
|
|
|
|
|
.INIT_3(INIT_3),
|
|
|
|
|
.INIT_4(INIT_4),
|
|
|
|
|
.INIT_5(INIT_5),
|
|
|
|
|
.INIT_6(INIT_6),
|
|
|
|
|
.INIT_7(INIT_7),
|
|
|
|
|
.INIT_8(INIT_8),
|
|
|
|
|
.INIT_9(INIT_9),
|
|
|
|
|
.INIT_A(INIT_A),
|
|
|
|
|
.INIT_B(INIT_B),
|
|
|
|
|
.INIT_C(INIT_C),
|
|
|
|
|
.INIT_D(INIT_D),
|
|
|
|
|
.INIT_E(INIT_E),
|
|
|
|
|
.INIT_F(INIT_F)
|
|
|
|
|
) _TECHMAP_REPLACE_ (
|
|
|
|
|
.RDATA(RDATA),
|
2015-09-10 10:35:19 -05:00
|
|
|
.RCLKN(RCLK ),
|
2015-04-25 13:44:51 -05:00
|
|
|
.RCLKE(RCLKE),
|
|
|
|
|
.RE (RE ),
|
|
|
|
|
.RADDR(RADDR),
|
|
|
|
|
.WCLK (WCLK ),
|
|
|
|
|
.WCLKE(WCLKE),
|
|
|
|
|
.WE (WE ),
|
|
|
|
|
.WADDR(WADDR),
|
|
|
|
|
.MASK (MASK ),
|
|
|
|
|
.WDATA(WDATA)
|
|
|
|
|
);
|
|
|
|
|
2'b11:
|
|
|
|
|
SB_RAM40_4KNRNW #(
|
|
|
|
|
.READ_MODE(READ_MODE),
|
|
|
|
|
.WRITE_MODE(WRITE_MODE),
|
|
|
|
|
.INIT_0(INIT_0),
|
|
|
|
|
.INIT_1(INIT_1),
|
|
|
|
|
.INIT_2(INIT_2),
|
|
|
|
|
.INIT_3(INIT_3),
|
|
|
|
|
.INIT_4(INIT_4),
|
|
|
|
|
.INIT_5(INIT_5),
|
|
|
|
|
.INIT_6(INIT_6),
|
|
|
|
|
.INIT_7(INIT_7),
|
|
|
|
|
.INIT_8(INIT_8),
|
|
|
|
|
.INIT_9(INIT_9),
|
|
|
|
|
.INIT_A(INIT_A),
|
|
|
|
|
.INIT_B(INIT_B),
|
|
|
|
|
.INIT_C(INIT_C),
|
|
|
|
|
.INIT_D(INIT_D),
|
|
|
|
|
.INIT_E(INIT_E),
|
|
|
|
|
.INIT_F(INIT_F)
|
|
|
|
|
) _TECHMAP_REPLACE_ (
|
|
|
|
|
.RDATA(RDATA),
|
2015-09-10 10:35:19 -05:00
|
|
|
.RCLKN(RCLK ),
|
2015-04-25 13:44:51 -05:00
|
|
|
.RCLKE(RCLKE),
|
|
|
|
|
.RE (RE ),
|
|
|
|
|
.RADDR(RADDR),
|
2015-09-10 10:35:19 -05:00
|
|
|
.WCLKN(WCLK ),
|
2015-04-25 13:44:51 -05:00
|
|
|
.WCLKE(WCLKE),
|
|
|
|
|
.WE (WE ),
|
|
|
|
|
.WADDR(WADDR),
|
|
|
|
|
.MASK (MASK ),
|
|
|
|
|
.WDATA(WDATA)
|
|
|
|
|
);
|
|
|
|
|
endcase
|
|
|
|
|
endgenerate
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
|
2015-09-25 05:23:11 -05:00
|
|
|
module \$__ICE40_RAM4K_M0 (CLK2, CLK3, A1ADDR, A1DATA, A1EN, B1ADDR, B1DATA, B1EN);
|
2015-04-23 17:06:50 -05:00
|
|
|
parameter [0:0] CLKPOL2 = 1;
|
|
|
|
|
parameter [0:0] CLKPOL3 = 1;
|
|
|
|
|
|
2015-04-25 13:44:51 -05:00
|
|
|
parameter [4095:0] INIT = 4096'bx;
|
|
|
|
|
|
2015-04-23 17:06:50 -05:00
|
|
|
input CLK2;
|
|
|
|
|
input CLK3;
|
|
|
|
|
|
|
|
|
|
input [7:0] A1ADDR;
|
|
|
|
|
output [15:0] A1DATA;
|
2015-09-25 05:23:11 -05:00
|
|
|
input A1EN;
|
2015-04-23 17:06:50 -05:00
|
|
|
|
|
|
|
|
input [7:0] B1ADDR;
|
|
|
|
|
input [15:0] B1DATA;
|
|
|
|
|
input [15:0] B1EN;
|
|
|
|
|
|
|
|
|
|
wire [10:0] A1ADDR_11 = A1ADDR;
|
|
|
|
|
wire [10:0] B1ADDR_11 = B1ADDR;
|
|
|
|
|
|
2015-04-25 13:44:51 -05:00
|
|
|
\$__ICE40_RAM4K #(
|
|
|
|
|
.READ_MODE(0),
|
|
|
|
|
.WRITE_MODE(0),
|
|
|
|
|
.NEGCLK_R(!CLKPOL2),
|
|
|
|
|
.NEGCLK_W(!CLKPOL3),
|
|
|
|
|
.INIT_0(INIT[ 0*256 +: 256]),
|
|
|
|
|
.INIT_1(INIT[ 1*256 +: 256]),
|
|
|
|
|
.INIT_2(INIT[ 2*256 +: 256]),
|
|
|
|
|
.INIT_3(INIT[ 3*256 +: 256]),
|
|
|
|
|
.INIT_4(INIT[ 4*256 +: 256]),
|
|
|
|
|
.INIT_5(INIT[ 5*256 +: 256]),
|
|
|
|
|
.INIT_6(INIT[ 6*256 +: 256]),
|
|
|
|
|
.INIT_7(INIT[ 7*256 +: 256]),
|
|
|
|
|
.INIT_8(INIT[ 8*256 +: 256]),
|
|
|
|
|
.INIT_9(INIT[ 9*256 +: 256]),
|
|
|
|
|
.INIT_A(INIT[10*256 +: 256]),
|
|
|
|
|
.INIT_B(INIT[11*256 +: 256]),
|
|
|
|
|
.INIT_C(INIT[12*256 +: 256]),
|
|
|
|
|
.INIT_D(INIT[13*256 +: 256]),
|
|
|
|
|
.INIT_E(INIT[14*256 +: 256]),
|
|
|
|
|
.INIT_F(INIT[15*256 +: 256])
|
|
|
|
|
) _TECHMAP_REPLACE_ (
|
|
|
|
|
.RDATA(A1DATA),
|
|
|
|
|
.RADDR(A1ADDR_11),
|
|
|
|
|
.RCLK(CLK2),
|
2015-11-24 03:51:34 -06:00
|
|
|
.RCLKE(A1EN),
|
|
|
|
|
.RE(1'b1),
|
2015-04-25 13:44:51 -05:00
|
|
|
.WDATA(B1DATA),
|
|
|
|
|
.WADDR(B1ADDR_11),
|
|
|
|
|
.MASK(~B1EN),
|
|
|
|
|
.WCLK(CLK3),
|
2015-11-24 03:51:34 -06:00
|
|
|
.WCLKE(|B1EN),
|
|
|
|
|
.WE(1'b1)
|
2015-04-25 13:44:51 -05:00
|
|
|
);
|
2015-04-23 17:06:50 -05:00
|
|
|
endmodule
|
|
|
|
|
|
2015-09-25 05:23:11 -05:00
|
|
|
module \$__ICE40_RAM4K_M123 (CLK2, CLK3, A1ADDR, A1DATA, A1EN, B1ADDR, B1DATA, B1EN);
|
2015-04-23 17:06:50 -05:00
|
|
|
parameter CFG_ABITS = 9;
|
|
|
|
|
parameter CFG_DBITS = 8;
|
|
|
|
|
|
|
|
|
|
parameter [0:0] CLKPOL2 = 1;
|
|
|
|
|
parameter [0:0] CLKPOL3 = 1;
|
|
|
|
|
|
2015-04-26 01:39:31 -05:00
|
|
|
parameter [4095:0] INIT = 4096'bx;
|
|
|
|
|
|
2015-04-23 17:06:50 -05:00
|
|
|
localparam MODE =
|
|
|
|
|
CFG_ABITS == 9 ? 1 :
|
|
|
|
|
CFG_ABITS == 10 ? 2 :
|
|
|
|
|
CFG_ABITS == 11 ? 3 : 'bx;
|
|
|
|
|
|
|
|
|
|
input CLK2;
|
|
|
|
|
input CLK3;
|
|
|
|
|
|
|
|
|
|
input [CFG_ABITS-1:0] A1ADDR;
|
|
|
|
|
output [CFG_DBITS-1:0] A1DATA;
|
2015-09-25 05:23:11 -05:00
|
|
|
input A1EN;
|
2015-04-23 17:06:50 -05:00
|
|
|
|
|
|
|
|
input [CFG_ABITS-1:0] B1ADDR;
|
|
|
|
|
input [CFG_DBITS-1:0] B1DATA;
|
|
|
|
|
input B1EN;
|
|
|
|
|
|
|
|
|
|
wire [10:0] A1ADDR_11 = A1ADDR;
|
|
|
|
|
wire [10:0] B1ADDR_11 = B1ADDR;
|
|
|
|
|
|
2015-04-24 08:38:11 -05:00
|
|
|
wire [15:0] A1DATA_16, B1DATA_16;
|
|
|
|
|
|
verilog: significant block scoping improvements
This change set contains a number of bug fixes and improvements related to
scoping and resolution in generate and procedural blocks. While many of the
frontend changes are interdependent, it may be possible bring the techmap
changes in under a separate PR.
Declarations within unnamed generate blocks previously encountered issues
because the data declarations were left un-prefixed, breaking proper scoping.
The LRM outlines behavior for generating names for unnamed generate blocks. The
original goal was to add this implicit labelling, but doing so exposed a number
of issues downstream. Additional testing highlighted other closely related scope
resolution issues, which have been fixed. This change also adds support for
block item declarations within unnamed blocks in SystemVerilog mode.
1. Unlabled generate blocks are now implicitly named according to the LRM in
`label_genblks`, which is invoked at the beginning of module elaboration
2. The Verilog parser no longer wraps explicitly named generate blocks in a
synthetic unnamed generate block to avoid creating extra hierarchy levels
where they should not exist
3. The techmap phase now allows special control identifiers to be used outside
of the topmost scope, which is necessary because such wires and cells often
appear in unlabeled generate blocks, which now prefix the declarations within
4. Some techlibs required modifications because they relied on the previous
invalid scope resolution behavior
5. `expand_genblock` has been simplified, now only expanding the outermost
scope, completely deferring the inspection and elaboration of nested scopes;
names are now resolved by looking in the innermost scope and stepping outward
6. Loop variables now always become localparams during unrolling, allowing them
to be resolved and shadowed like any other identifier
7. Identifiers in synthetic function call scopes are now prefixed and resolved
in largely the same manner as other blocks
before: `$func$\func_01$tests/simple/scopes.blk.v:60$5$\blk\x`
after: `\func_01$func$tests/simple/scopes.v:60$5.blk.x`
8. Support identifiers referencing a local generate scope nested more
than 1 level deep, i.e. `B.C.x` while within generate scope `A`, or using a
prefix of a current or parent scope, i.e. `B.C.D.x` while in `A.B`, `A.B.C`,
or `A.B.C.D`
9. Variables can now be declared within unnamed blocks in SystemVerilog mode
Addresses the following issues: 656, 2423, 2493
2021-01-27 12:30:22 -06:00
|
|
|
`define INSTANCE \
|
|
|
|
|
\$__ICE40_RAM4K #( \
|
|
|
|
|
.READ_MODE(MODE), \
|
|
|
|
|
.WRITE_MODE(MODE), \
|
|
|
|
|
.NEGCLK_R(!CLKPOL2), \
|
|
|
|
|
.NEGCLK_W(!CLKPOL3), \
|
|
|
|
|
.INIT_0(INIT_0), \
|
|
|
|
|
.INIT_1(INIT_1), \
|
|
|
|
|
.INIT_2(INIT_2), \
|
|
|
|
|
.INIT_3(INIT_3), \
|
|
|
|
|
.INIT_4(INIT_4), \
|
|
|
|
|
.INIT_5(INIT_5), \
|
|
|
|
|
.INIT_6(INIT_6), \
|
|
|
|
|
.INIT_7(INIT_7), \
|
|
|
|
|
.INIT_8(INIT_8), \
|
|
|
|
|
.INIT_9(INIT_9), \
|
|
|
|
|
.INIT_A(INIT_A), \
|
|
|
|
|
.INIT_B(INIT_B), \
|
|
|
|
|
.INIT_C(INIT_C), \
|
|
|
|
|
.INIT_D(INIT_D), \
|
|
|
|
|
.INIT_E(INIT_E), \
|
|
|
|
|
.INIT_F(INIT_F) \
|
|
|
|
|
) _TECHMAP_REPLACE_ ( \
|
|
|
|
|
.RDATA(A1DATA_16), \
|
|
|
|
|
.RADDR(A1ADDR_11), \
|
|
|
|
|
.RCLK(CLK2), \
|
|
|
|
|
.RCLKE(A1EN), \
|
|
|
|
|
.RE(1'b1), \
|
|
|
|
|
.WDATA(B1DATA_16), \
|
|
|
|
|
.WADDR(B1ADDR_11), \
|
|
|
|
|
.WCLK(CLK3), \
|
|
|
|
|
.WCLKE(|B1EN), \
|
|
|
|
|
.WE(1'b1) \
|
|
|
|
|
);
|
|
|
|
|
|
2015-04-24 08:38:11 -05:00
|
|
|
generate
|
|
|
|
|
if (MODE == 1) begin
|
|
|
|
|
assign A1DATA = {A1DATA_16[14], A1DATA_16[12], A1DATA_16[10], A1DATA_16[ 8],
|
|
|
|
|
A1DATA_16[ 6], A1DATA_16[ 4], A1DATA_16[ 2], A1DATA_16[ 0]};
|
2015-04-25 11:04:57 -05:00
|
|
|
assign {B1DATA_16[14], B1DATA_16[12], B1DATA_16[10], B1DATA_16[ 8],
|
|
|
|
|
B1DATA_16[ 6], B1DATA_16[ 4], B1DATA_16[ 2], B1DATA_16[ 0]} = B1DATA;
|
2015-04-26 01:39:31 -05:00
|
|
|
`include "brams_init1.vh"
|
verilog: significant block scoping improvements
This change set contains a number of bug fixes and improvements related to
scoping and resolution in generate and procedural blocks. While many of the
frontend changes are interdependent, it may be possible bring the techmap
changes in under a separate PR.
Declarations within unnamed generate blocks previously encountered issues
because the data declarations were left un-prefixed, breaking proper scoping.
The LRM outlines behavior for generating names for unnamed generate blocks. The
original goal was to add this implicit labelling, but doing so exposed a number
of issues downstream. Additional testing highlighted other closely related scope
resolution issues, which have been fixed. This change also adds support for
block item declarations within unnamed blocks in SystemVerilog mode.
1. Unlabled generate blocks are now implicitly named according to the LRM in
`label_genblks`, which is invoked at the beginning of module elaboration
2. The Verilog parser no longer wraps explicitly named generate blocks in a
synthetic unnamed generate block to avoid creating extra hierarchy levels
where they should not exist
3. The techmap phase now allows special control identifiers to be used outside
of the topmost scope, which is necessary because such wires and cells often
appear in unlabeled generate blocks, which now prefix the declarations within
4. Some techlibs required modifications because they relied on the previous
invalid scope resolution behavior
5. `expand_genblock` has been simplified, now only expanding the outermost
scope, completely deferring the inspection and elaboration of nested scopes;
names are now resolved by looking in the innermost scope and stepping outward
6. Loop variables now always become localparams during unrolling, allowing them
to be resolved and shadowed like any other identifier
7. Identifiers in synthetic function call scopes are now prefixed and resolved
in largely the same manner as other blocks
before: `$func$\func_01$tests/simple/scopes.blk.v:60$5$\blk\x`
after: `\func_01$func$tests/simple/scopes.v:60$5.blk.x`
8. Support identifiers referencing a local generate scope nested more
than 1 level deep, i.e. `B.C.x` while within generate scope `A`, or using a
prefix of a current or parent scope, i.e. `B.C.D.x` while in `A.B`, `A.B.C`,
or `A.B.C.D`
9. Variables can now be declared within unnamed blocks in SystemVerilog mode
Addresses the following issues: 656, 2423, 2493
2021-01-27 12:30:22 -06:00
|
|
|
`INSTANCE
|
2015-04-24 08:38:11 -05:00
|
|
|
end
|
|
|
|
|
if (MODE == 2) begin
|
|
|
|
|
assign A1DATA = {A1DATA_16[13], A1DATA_16[9], A1DATA_16[5], A1DATA_16[1]};
|
2015-04-25 11:04:57 -05:00
|
|
|
assign {B1DATA_16[13], B1DATA_16[9], B1DATA_16[5], B1DATA_16[1]} = B1DATA;
|
2015-04-26 01:39:31 -05:00
|
|
|
`include "brams_init2.vh"
|
verilog: significant block scoping improvements
This change set contains a number of bug fixes and improvements related to
scoping and resolution in generate and procedural blocks. While many of the
frontend changes are interdependent, it may be possible bring the techmap
changes in under a separate PR.
Declarations within unnamed generate blocks previously encountered issues
because the data declarations were left un-prefixed, breaking proper scoping.
The LRM outlines behavior for generating names for unnamed generate blocks. The
original goal was to add this implicit labelling, but doing so exposed a number
of issues downstream. Additional testing highlighted other closely related scope
resolution issues, which have been fixed. This change also adds support for
block item declarations within unnamed blocks in SystemVerilog mode.
1. Unlabled generate blocks are now implicitly named according to the LRM in
`label_genblks`, which is invoked at the beginning of module elaboration
2. The Verilog parser no longer wraps explicitly named generate blocks in a
synthetic unnamed generate block to avoid creating extra hierarchy levels
where they should not exist
3. The techmap phase now allows special control identifiers to be used outside
of the topmost scope, which is necessary because such wires and cells often
appear in unlabeled generate blocks, which now prefix the declarations within
4. Some techlibs required modifications because they relied on the previous
invalid scope resolution behavior
5. `expand_genblock` has been simplified, now only expanding the outermost
scope, completely deferring the inspection and elaboration of nested scopes;
names are now resolved by looking in the innermost scope and stepping outward
6. Loop variables now always become localparams during unrolling, allowing them
to be resolved and shadowed like any other identifier
7. Identifiers in synthetic function call scopes are now prefixed and resolved
in largely the same manner as other blocks
before: `$func$\func_01$tests/simple/scopes.blk.v:60$5$\blk\x`
after: `\func_01$func$tests/simple/scopes.v:60$5.blk.x`
8. Support identifiers referencing a local generate scope nested more
than 1 level deep, i.e. `B.C.x` while within generate scope `A`, or using a
prefix of a current or parent scope, i.e. `B.C.D.x` while in `A.B`, `A.B.C`,
or `A.B.C.D`
9. Variables can now be declared within unnamed blocks in SystemVerilog mode
Addresses the following issues: 656, 2423, 2493
2021-01-27 12:30:22 -06:00
|
|
|
`INSTANCE
|
2015-04-24 08:38:11 -05:00
|
|
|
end
|
|
|
|
|
if (MODE == 3) begin
|
|
|
|
|
assign A1DATA = {A1DATA_16[11], A1DATA_16[3]};
|
2015-04-25 11:04:57 -05:00
|
|
|
assign {B1DATA_16[11], B1DATA_16[3]} = B1DATA;
|
2015-04-26 01:39:31 -05:00
|
|
|
`include "brams_init3.vh"
|
verilog: significant block scoping improvements
This change set contains a number of bug fixes and improvements related to
scoping and resolution in generate and procedural blocks. While many of the
frontend changes are interdependent, it may be possible bring the techmap
changes in under a separate PR.
Declarations within unnamed generate blocks previously encountered issues
because the data declarations were left un-prefixed, breaking proper scoping.
The LRM outlines behavior for generating names for unnamed generate blocks. The
original goal was to add this implicit labelling, but doing so exposed a number
of issues downstream. Additional testing highlighted other closely related scope
resolution issues, which have been fixed. This change also adds support for
block item declarations within unnamed blocks in SystemVerilog mode.
1. Unlabled generate blocks are now implicitly named according to the LRM in
`label_genblks`, which is invoked at the beginning of module elaboration
2. The Verilog parser no longer wraps explicitly named generate blocks in a
synthetic unnamed generate block to avoid creating extra hierarchy levels
where they should not exist
3. The techmap phase now allows special control identifiers to be used outside
of the topmost scope, which is necessary because such wires and cells often
appear in unlabeled generate blocks, which now prefix the declarations within
4. Some techlibs required modifications because they relied on the previous
invalid scope resolution behavior
5. `expand_genblock` has been simplified, now only expanding the outermost
scope, completely deferring the inspection and elaboration of nested scopes;
names are now resolved by looking in the innermost scope and stepping outward
6. Loop variables now always become localparams during unrolling, allowing them
to be resolved and shadowed like any other identifier
7. Identifiers in synthetic function call scopes are now prefixed and resolved
in largely the same manner as other blocks
before: `$func$\func_01$tests/simple/scopes.blk.v:60$5$\blk\x`
after: `\func_01$func$tests/simple/scopes.v:60$5.blk.x`
8. Support identifiers referencing a local generate scope nested more
than 1 level deep, i.e. `B.C.x` while within generate scope `A`, or using a
prefix of a current or parent scope, i.e. `B.C.D.x` while in `A.B`, `A.B.C`,
or `A.B.C.D`
9. Variables can now be declared within unnamed blocks in SystemVerilog mode
Addresses the following issues: 656, 2423, 2493
2021-01-27 12:30:22 -06:00
|
|
|
`INSTANCE
|
2015-04-24 08:38:11 -05:00
|
|
|
end
|
|
|
|
|
endgenerate
|
2015-04-23 17:06:50 -05:00
|
|
|
|
verilog: significant block scoping improvements
This change set contains a number of bug fixes and improvements related to
scoping and resolution in generate and procedural blocks. While many of the
frontend changes are interdependent, it may be possible bring the techmap
changes in under a separate PR.
Declarations within unnamed generate blocks previously encountered issues
because the data declarations were left un-prefixed, breaking proper scoping.
The LRM outlines behavior for generating names for unnamed generate blocks. The
original goal was to add this implicit labelling, but doing so exposed a number
of issues downstream. Additional testing highlighted other closely related scope
resolution issues, which have been fixed. This change also adds support for
block item declarations within unnamed blocks in SystemVerilog mode.
1. Unlabled generate blocks are now implicitly named according to the LRM in
`label_genblks`, which is invoked at the beginning of module elaboration
2. The Verilog parser no longer wraps explicitly named generate blocks in a
synthetic unnamed generate block to avoid creating extra hierarchy levels
where they should not exist
3. The techmap phase now allows special control identifiers to be used outside
of the topmost scope, which is necessary because such wires and cells often
appear in unlabeled generate blocks, which now prefix the declarations within
4. Some techlibs required modifications because they relied on the previous
invalid scope resolution behavior
5. `expand_genblock` has been simplified, now only expanding the outermost
scope, completely deferring the inspection and elaboration of nested scopes;
names are now resolved by looking in the innermost scope and stepping outward
6. Loop variables now always become localparams during unrolling, allowing them
to be resolved and shadowed like any other identifier
7. Identifiers in synthetic function call scopes are now prefixed and resolved
in largely the same manner as other blocks
before: `$func$\func_01$tests/simple/scopes.blk.v:60$5$\blk\x`
after: `\func_01$func$tests/simple/scopes.v:60$5.blk.x`
8. Support identifiers referencing a local generate scope nested more
than 1 level deep, i.e. `B.C.x` while within generate scope `A`, or using a
prefix of a current or parent scope, i.e. `B.C.D.x` while in `A.B`, `A.B.C`,
or `A.B.C.D`
9. Variables can now be declared within unnamed blocks in SystemVerilog mode
Addresses the following issues: 656, 2423, 2493
2021-01-27 12:30:22 -06:00
|
|
|
`undef INSTANCE
|
|
|
|
|
|
2015-04-23 17:06:50 -05:00
|
|
|
endmodule
|
|
|
|
|
|
