2013-07-20 08:19:12 -05:00
|
|
|
|
|
|
|
|
\chapter{Programming Yosys Extensions}
|
|
|
|
|
\label{chapter:prog}
|
|
|
|
|
|
|
|
|
|
\begin{fixme}
|
|
|
|
|
This chapter will contain a guided tour to the Yosys APIs and conclude
|
|
|
|
|
with an example module.
|
|
|
|
|
\end{fixme}
|
|
|
|
|
|
|
|
|
|
\section{Programming with RTLIL}
|
|
|
|
|
\section{Internal Utility Libraries}
|
|
|
|
|
\section{Loadable Modules}
|
|
|
|
|
|
2013-08-06 19:19:35 -05:00
|
|
|
\section{Example Module}
|
|
|
|
|
|
|
|
|
|
\lstinputlisting[title=stubnets.cc,numbers=left,frame=single,language=C++]{FILES_Prog/stubnets.cc}
|
|
|
|
|
|
|
|
|
|
\lstinputlisting[title=Makefile,numbers=left,frame=single,language=make]{FILES_Prog/Makefile}
|
|
|
|
|
|
|
|
|
|
\lstinputlisting[title=test.v,numbers=left,frame=single,language=Verilog]{FILES_Prog/test.v}
|
|
|
|
|
|
