mirror of https://github.com/YosysHQ/yosys.git
9 lines
151 B
Verilog
9 lines
151 B
Verilog
|
module test(input D, C, R, RV,
|
||
|
|
output reg Q);
|
||
|
|
always @(posedge C, posedge R)
|
||
|
|
if (R)
|
||
|
|
Q <= RV;
|
||
|
|
else
|
||
|
|
Q <= D;
|
||
|
|
endmodule
|