yosys/backends/simplec/test00_uut.v

15 lines
387 B
Verilog
Raw Normal View History

2017-05-14 06:14:49 -05:00
module test(input [31:0] a, b, c, output [31:0] x, y, z, w);
2017-05-12 07:13:33 -05:00
unit_x unit_x_inst (.a(a), .b(b), .c(c), .x(x));
unit_y unit_y_inst (.a(a), .b(b), .c(c), .y(y));
2017-05-14 06:14:49 -05:00
assign z = a ^ b ^ c, w = z;
2017-05-12 07:13:33 -05:00
endmodule
2017-05-12 07:13:33 -05:00
module unit_x(input [31:0] a, b, c, output [31:0] x);
assign x = (a & b) | c;
endmodule
2017-05-12 07:13:33 -05:00
module unit_y(input [31:0] a, b, c, output [31:0] y);
assign y = a & (b | c);
endmodule