mirror of https://github.com/YosysHQ/yosys.git
2 lines
74 B
Plaintext
2 lines
74 B
Plaintext
|
read_verilog simple_assign.v
|
||
|
|
sim -r simple_assign.vcd -scope simple_assign
|