yosys/tests/arch/common/mul.v

12 lines
99 B
Coq
Raw Normal View History

2019-09-03 03:53:37 -05:00
module top
(
input [5:0] x,
input [5:0] y,
output [11:0] A,
);
assign A = x * y;
endmodule