yosys/manual/PRESENTATION_Intro/counter.ys

27 lines
533 B
Plaintext
Raw Normal View History

2014-01-29 05:15:38 -06:00
# read design
read_verilog counter.v
hierarchy -check -top counter
2014-01-29 08:56:58 -06:00
show -stretch -format pdf -prefix counter_00
2014-01-29 05:15:38 -06:00
# the high-level stuff
proc; opt; memory; opt; fsm; opt
2014-01-29 08:56:58 -06:00
show -stretch -format pdf -prefix counter_01
2014-01-29 05:15:38 -06:00
# mapping to internal cell library
techmap; splitnets -ports; opt
2014-01-29 08:56:58 -06:00
show -stretch -format pdf -prefix counter_02
2014-01-29 05:15:38 -06:00
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
2014-01-29 08:56:58 -06:00
show -stretch -lib mycells.v -format pdf -prefix counter_03