mirror of https://github.com/YosysHQ/yosys.git
4 lines
109 B
Verilog
4 lines
109 B
Verilog
|
module top (input clk, input [7:0] a, b, output reg [15:0] c);
|
||
|
|
always @(posedge clk) c <= a * b;
|
||
|
|
endmodule
|