mirror of https://github.com/YosysHQ/yosys.git
9 lines
98 B
Verilog
9 lines
98 B
Verilog
|
module simple_assign (
|
||
|
|
input wire in,
|
||
|
|
output wire out
|
||
|
|
);
|
||
|
|
|
||
|
|
assign out = in;
|
||
|
|
|
||
|
|
endmodule
|