mirror of https://github.com/YosysHQ/yosys.git
5 lines
87 B
Verilog
5 lines
87 B
Verilog
|
module dff( input d, clk, output reg q );
|
||
|
|
always @( posedge clk )
|
||
|
|
q <= d;
|
||
|
|
endmodule
|