riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/etc/symbolic/cmos
History
Jean-Paul Chaput 106bc89cb5 Fix offgrid core power rings in symbolic/cmos configuration. 
* Bug: In CRL/etc/symbolic/plugins.py, power lines around the core where
    badly spaced, allowing the filler to insert a fill wire that was
    causing both DRC error and short circuit.
 		2021-06-26 14:38:13 +02:00
..
__init__.py Improved Hurricane/Python database reset. 2020-07-14 19:49:54 +02:00
alliance.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
analog.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
display.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
etesian.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
kite.py DRC correct on Arlet6505 / TSMC C180. 2020-11-23 23:07:15 +01:00
misc.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
patterns.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
plugins.py Fix offgrid core power rings in symbolic/cmos configuration. 2021-06-26 14:38:13 +02:00
stratus1.py Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
stratus2sxlib.xml Quick fix for Stratus1, missing cell mapping file. 2019-10-25 11:20:15 +02:00
technology.py Correct drive of the Pin in AP driver. 2020-03-20 12:05:12 +01:00