* Bug: In CRL Core, etc/180/scn6m_deep_09/technology.conf the minimal spacing for the metal layers layout were not set, allowing the router to place VIAs too close to each others. This was generating either DRC errors or short-circuits. |
||
---|---|---|
.. | ||
cmake_modules | ||
doc | ||
etc | ||
python | ||
src | ||
CMakeLists.txt |