riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix in 180/scn6m_deep_09, forgot to setup metal layers mininal spacing. 

* Bug: In CRL Core, etc/180/scn6m_deep_09/technology.conf the minimal
    spacing for the metal layers layout were not set, allowing the
    router to place VIAs too close to each others. This was generating
    either DRC errors or short-circuits.
This commit is contained in:
Jean-Paul Chaput 2018-03-21 17:32:05 +01:00
parent e5892ab855
commit 23cb020ed3
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
crlcore/etc/180/scn6m_deep_09/technology.conf
View File

@ -39,7 +39,14 @@ technoConfig = { 'name' : 'scn6m_deep'
# must be expressed in microns.
layersExtensionsTable = \
( ('NWELL.nWell.extention.cap' , 4.0)
( ('METAL1.minimalSpacing' , 6.0)
, ('METAL2.minimalSpacing' , 6.0)
, ('METAL3.minimalSpacing' , 6.0)
, ('METAL4.minimalSpacing' , 6.0)
, ('METAL5.minimalSpacing' , 6.0)
, ('METAL6.minimalSpacing' , 6.0)
, ('NWELL.nWell.extention.cap' , 4.0)
, ('PWELL.pWell.extention.cap' , 4.0)
, ('NTIE.minimum.width' , 3.0)