riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Adding new technology support = freePDK45 (this will be used to generate openAccess files since it is the only design kit we've got that is compliant with Cadence 6.x)

This commit is contained in:
Damien Dupuis 2010-04-06 14:32:40 +00:00
parent 4d1e23eaea
commit bc295bda31
2 changed files with 36 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
crlcore/etc/CMakeLists.txt
View File

@ -1,6 +1,7 @@
install ( FILES environment.alliance.xml DESTINATION /share/etc )
install ( FILES technology.symbolic.xml DESTINATION /share/etc )
install ( FILES technology.hcmos9.s2r.xml DESTINATION /share/etc )
install ( FILES technology.cmos065.s2r.xml DESTINATION /share/etc )
install ( FILES technology.fake.s2r.xml DESTINATION /share/etc )
install ( FILES display.xml DESTINATION /share/etc )
install ( FILES environment.alliance.xml DESTINATION /share/etc )
install ( FILES technology.symbolic.xml DESTINATION /share/etc )
install ( FILES technology.hcmos9.s2r.xml DESTINATION /share/etc )
install ( FILES technology.cmos065.s2r.xml DESTINATION /share/etc )
install ( FILES technology.freePDK45.s2r.xml DESTINATION /share/etc )
install ( FILES technology.fake.s2r.xml DESTINATION /share/etc )
install ( FILES display.xml DESTINATION /share/etc )

29
crlcore/etc/technology.freePDK45.s2r.xml Normal file
View File

@ -0,0 +1,29 @@
<?xml version="1.0"?>
<technology>
<real>
<name>freePDK45</name>
<grid value="0.0025" unit="micron"/>
<gridsperlambda value="24"/>
<layers>
<!-- Non routing layers -->
<processlayer symbolic="nWell" real="NW" gdsII="3" />
<processlayer symbolic="nImplant" real="NP" gdsII="26"/>
<processlayer symbolic="pImplant" real="PP" gdsII="25"/>
<processlayer symbolic="active" real="OD" gdsII="6" />
<processlayer symbolic="poly" real="PO" gdsII="17"/>
<!-- Routing layers -->
<processlayer symbolic="cut0" real="CO" gdsII="30"/>
<processlayer symbolic="metal1" real="M1" gdsII="31"/>
<processlayer symbolic="cut1" real="VIA1X" gdsII="51"/>
<processlayer symbolic="metal2" real="M2X" gdsII="32"/>
<processlayer symbolic="cut2" real="VIA2X" gdsII="52"/>
<processlayer symbolic="metal3" real="M3X" gdsII="33"/>
<processlayer symbolic="cut3" real="VIA3X" gdsII="53"/>
<processlayer symbolic="metal4" real="M4X" gdsII="34"/>
<processlayer symbolic="cut4" real="VIA4X" gdsII="54"/>
<processlayer symbolic="metal5" real="M5X" gdsII="35"/>
<processlayer symbolic="cut5" real="VIA5X" gdsII="55"/>
<processlayer symbolic="metal6" real="M6X" gdsII="36"/>
</layers>
</real>
</technology>