riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bug in segment layer reduction causing METAL2 to go in METAL1 (RISC-V). 

* Bug: In Anabatic::AutoSegment::reduceDoglegLayer(), we did not check
    that not only source and target depth span was zero, but also both
    on the same one. This was seen in the RISC-V where a METAL2 small
    segment was demoted into METAL1 causing a gap in the routing (and
    a short in the underlying standart cell).
This commit is contained in:
Jean-Paul Chaput 2019-08-18 13:20:50 +02:00
parent 91f973c00f
commit 014dbe1bcc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
anabatic/src/AutoSegment.cpp
View File

@ -2030,7 +2030,7 @@ namespace Anabatic {
if ( (minSourceDepth == maxSourceDepth) if ( (minSourceDepth == maxSourceDepth)
and (minTargetDepth == maxTargetDepth) and (minTargetDepth == maxTargetDepth)
and (minTargetDepth == minTargetDepth) ) { and (minSourceDepth == minTargetDepth) ) {
const Layer* layer = Session::getRoutingLayer(minSourceDepth); const Layer* layer = Session::getRoutingLayer(minSourceDepth);
DbU::Unit side = Session::getWireWidth (minSourceDepth); DbU::Unit side = Session::getWireWidth (minSourceDepth);