riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/vlsisapd/examples/openChams/cplusplus/driveOpenChams.cpp

126 lines
7.3 KiB
C++
Raw Normal View History

Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
#include <string>
using namespace std;
#include "vlsisapd/openChams/Circuit.h"
#include "vlsisapd/openChams/Netlist.h"
#include "vlsisapd/openChams/Instance.h"
!! Adding support for subCircuits !!! * New <subCircuitsPathes> section in <circuit> that lists the pathes that contain subCircuits xml files * New Device object that inherits from simplified Instance object. - Instance has a name, a model, some connectors and optionnal parameters - Device has the same attributes plus mosType, sourceBulkConnected and transistors * Updated readFromFile and wrtieToFile methods to support these modifications * Updated parse and drive examples to support these modifications - Note: only C++ examples has been updated since my boost.python environment is actually totaly broken * New buffer.xml example that uses subCircuits.
2010-11-22 04:22:04 -06:00
#include "vlsisapd/openChams/Device.h"
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
#include "vlsisapd/openChams/Transistor.h"
#include "vlsisapd/openChams/Net.h"
#include "vlsisapd/openChams/Schematic.h"
#include "vlsisapd/openChams/Sizing.h"
#include "vlsisapd/openChams/Operator.h"
#include "vlsisapd/openChams/Layout.h"
- New support for <hbtree> section in <layout> section used to describe relative placement with constraints - Examples (c++/python parse/drive) have been updated TODO: test under linux / write corresponding documentation
2011-09-14 03:13:46 -05:00
#include "vlsisapd/openChams/Node.h"
Adding support for Port and Wire objects in openChams paser / driver. Examples have been (partially) updated.
2011-02-15 07:57:39 -06:00
#include "vlsisapd/openChams/Port.h"
#include "vlsisapd/openChams/Wire.h"
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
int main(int argc, char * argv[]) {
OpenChams::Circuit* circuit = new OpenChams::Circuit(OpenChams::Name("design"), OpenChams::Name("myTech"));
// value parameters
* ./vlsisapd/dtr: - Change: Completly remove Name as std::string are shared, in library, boost::python, doxygen documentation & examples.
2012-03-26 10:39:08 -05:00
circuit->addParameter(OpenChams::Name("temp"), "27.0" );
circuit->addParameter(OpenChams::Name("Vdd") , "1.2" );
circuit->addParameter(OpenChams::Name("Vss") , "0.0" );
circuit->addParameter(OpenChams::Name("L") , "0.1e-6");
circuit->addParameter(OpenChams::Name("Ids") , "30e-6" );
circuit->addParameter(OpenChams::Name("Veg") , "0.12" );
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
// equation parameters
circuit->addParameter(OpenChams::Name("complex"), "myEq");
// netlist
OpenChams::Netlist* netlist = circuit->createNetlist();
// instances
// nmos1
In OpenChams parser / driver : - remove callOrder member on Operator - add order on Instance (to order Devices and Subcircuits) - update python interface - update C++/Python parse/drive examples
2011-07-21 04:20:20 -05:00
OpenChams::Device* inst_nmos1 = netlist->addDevice(OpenChams::Name("nmos1"), OpenChams::Name("Transistor"), 1, OpenChams::Name("NMOS"), true);
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
inst_nmos1->addConnector(OpenChams::Name("G"));
inst_nmos1->addConnector(OpenChams::Name("S"));
inst_nmos1->addConnector(OpenChams::Name("D"));
OpenChams::Transistor* tr_nmos1 = inst_nmos1->addTransistor(OpenChams::Name("m1"));
tr_nmos1->setGate (OpenChams::Name("G")); // the name of the connector of inst_nmos1
tr_nmos1->setSource(OpenChams::Name("S"));
tr_nmos1->setDrain (OpenChams::Name("D"));
tr_nmos1->setBulk (OpenChams::Name("S"));
// pmos1
In OpenChams parser / driver : - remove callOrder member on Operator - add order on Instance (to order Devices and Subcircuits) - update python interface - update C++/Python parse/drive examples
2011-07-21 04:20:20 -05:00
OpenChams::Device* inst_pmos1 = netlist->addDevice(OpenChams::Name("pmos1"), OpenChams::Name("Transistor"), 2, OpenChams::Name("PMOS"), true);
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
inst_pmos1->addConnector(OpenChams::Name("G"));
inst_pmos1->addConnector(OpenChams::Name("S"));
inst_pmos1->addConnector(OpenChams::Name("D"));
OpenChams::Transistor* tr_pmos1 = inst_pmos1->addTransistor(OpenChams::Name("m1"));
tr_pmos1->setGate (OpenChams::Name("G")); // the name of the connector of inst_pmos1
tr_pmos1->setSource(OpenChams::Name("S"));
tr_pmos1->setDrain (OpenChams::Name("D"));
tr_pmos1->setBulk (OpenChams::Name("S"));
// nets
OpenChams::Net* _vdd = netlist->addNet(OpenChams::Name("vdd"), OpenChams::Name("power") , true);
OpenChams::Net* _vss = netlist->addNet(OpenChams::Name("vss"), OpenChams::Name("ground") , true);
OpenChams::Net* _in = netlist->addNet(OpenChams::Name("in" ), OpenChams::Name("logical"), true);
OpenChams::Net* _out = netlist->addNet(OpenChams::Name("out"), OpenChams::Name("logical"), true);
_vdd->connectTo(OpenChams::Name("pmos1"), OpenChams::Name("S"));
_vss->connectTo(OpenChams::Name("nmos1"), OpenChams::Name("S"));
_in->connectTo (OpenChams::Name("nmos1"), OpenChams::Name("G"));
_in->connectTo (OpenChams::Name("pmos1"), OpenChams::Name("G"));
_out->connectTo(OpenChams::Name("nmos1"), OpenChams::Name("D"));
_out->connectTo(OpenChams::Name("pmos1"), OpenChams::Name("D"));
// schematic
Adding support for Port and Wire objects in openChams paser / driver. Examples have been (partially) updated.
2011-02-15 07:57:39 -06:00
OpenChams::Schematic* schematic = circuit->createSchematic();
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
schematic->addInstance(OpenChams::Name("nmos1"), 2490, 2600, OpenChams::Name("ID"));
schematic->addInstance(OpenChams::Name("pmos1"), 2490, 2300, OpenChams::Name("ID"));
Adding support for Port and Wire objects in openChams paser / driver. Examples have been (partially) updated.
2011-02-15 07:57:39 -06:00
_vdd->addPort(OpenChams::Name("inV"), 0, 2490, 2100, OpenChams::Name("ID"));
OpenChams::Wire* wVdd = _vdd->addWire();
wVdd->setStartPoint(OpenChams::Name("pmos1"), OpenChams::Name("S"));
wVdd->setEndPoint (0);
_vss->addPort(OpenChams::Name("inV"), 0, 2490, 2800, OpenChams::Name("MY"));
OpenChams::Wire* wVss = _vss->addWire();
wVss->setStartPoint(OpenChams::Name("nmos1"), OpenChams::Name("S"));
wVss->setEndPoint (0);
_in->addPort(OpenChams::Name("inH"), 0, 2190, 2500, OpenChams::Name("ID"));
OpenChams::Wire* wIn = _in->addWire();
wIn->setStartPoint(OpenChams::Name("pmos1"), OpenChams::Name("G"));
wIn->setEndPoint (OpenChams::Name("nmos1"), OpenChams::Name("G"));
OpenChams::Wire* wIn1 = _in->addWire();
wIn1->setStartPoint(0);
wIn1->setEndPoint (OpenChams::Name("pmos1"), OpenChams::Name("G"));
_out->addPort(OpenChams::Name("outH"), 0, 2600, 2500, OpenChams::Name("ID"));
OpenChams::Wire* wOut = _out->addWire();
wOut->setStartPoint(OpenChams::Name("pmos1"), OpenChams::Name("D"));
wOut->setEndPoint (OpenChams::Name("nmos1"), OpenChams::Name("D"));
OpenChams::Wire* wOut1 = _out->addWire();
wOut1->setStartPoint(OpenChams::Name("nmos1"), OpenChams::Name("D"));
wOut1->setEndPoint (0);
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
// sizing
OpenChams::Sizing* sizing = circuit->createSizing();
In OpenChams parser / driver : - remove callOrder member on Operator - add order on Instance (to order Devices and Subcircuits) - update python interface - update C++/Python parse/drive examples
2011-07-21 04:20:20 -05:00
OpenChams::Operator* op_pmos1 = sizing->addOperator(OpenChams::Name("pmos1"), OpenChams::Name("OPVG(Veg)"), OpenChams::Name("BSIM3V3"));
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
op_pmos1->addConstraint(OpenChams::Name("Temp"), OpenChams::Name("design"), OpenChams::Name("temp"));
op_pmos1->addConstraint(OpenChams::Name("Ids") , OpenChams::Name("design"), OpenChams::Name("Ids") );
op_pmos1->addConstraint(OpenChams::Name("L") , OpenChams::Name("design"), OpenChams::Name("L") );
op_pmos1->addConstraint(OpenChams::Name("Veg") , OpenChams::Name("design"), OpenChams::Name("Veg") );
op_pmos1->addConstraint(OpenChams::Name("Vd") , OpenChams::Name("design"), OpenChams::Name("Vdd") , 0.5);
op_pmos1->addConstraint(OpenChams::Name("Vs") , OpenChams::Name("design"), OpenChams::Name("Vdd") );
In OpenChams parser / driver : - remove callOrder member on Operator - add order on Instance (to order Devices and Subcircuits) - update python interface - update C++/Python parse/drive examples
2011-07-21 04:20:20 -05:00
OpenChams::Operator* op_nmos1 = sizing->addOperator(OpenChams::Name("nmos1"), OpenChams::Name("OPW(Vg,Vs)"), OpenChams::Name("BSIM3V3"));
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
op_nmos1->addConstraint(OpenChams::Name("Temp"), OpenChams::Name("design"), OpenChams::Name("temp"));
op_nmos1->addConstraint(OpenChams::Name("Ids") , OpenChams::Name("design"), OpenChams::Name("Ids" ));
op_nmos1->addConstraint(OpenChams::Name("L") , OpenChams::Name("design"), OpenChams::Name("L" ));
op_nmos1->addConstraint(OpenChams::Name("Vs") , OpenChams::Name("design"), OpenChams::Name("Vdd" ));
op_nmos1->addConstraint(OpenChams::Name("Vg") , OpenChams::Name("pmos1") , OpenChams::Name("Vg" ));
op_nmos1->addConstraint(OpenChams::Name("Vd") , OpenChams::Name("pmos1") , OpenChams::Name("Vd" ));
op_nmos1->addConstraint(OpenChams::Name("another"), OpenChams::Name("myEq"), -2.5 );
// layout
OpenChams::Layout* layout = circuit->createLayout();
layout->addInstance(OpenChams::Name("pmos1"), OpenChams::Name("Common transistor"));
layout->addInstance(OpenChams::Name("nmos1"), OpenChams::Name("Rotate transistor"));
- New support for <hbtree> section in <layout> section used to describe relative placement with constraints - Examples (c++/python parse/drive) have been updated TODO: test under linux / write corresponding documentation
2011-09-14 03:13:46 -05:00
// create hbtree
OpenChams::Group* g1 = new OpenChams::Group("g1"); // default position is NONE and default parent is NULL
g1->setAlign(OpenChams::Group::VERTICAL);
OpenChams::Bloc* b1 = new OpenChams::Bloc("nmos1", OpenChams::Node::NONE, g1);
g1->setRootNode(b1); // b1 is root node of group g1
OpenChams::Bloc* b2 = new OpenChams::Bloc("pmos1", OpenChams::Node::TOP, b1);
b1->setTop(b2); // b2 is on top of b1
layout->setHBTreeRoot(g1); // g1 is the root of the tree
Adding code examples for openChams parser/driver in c++/python.
2010-09-02 05:31:55 -05:00
circuit->writeToFile("./myInverter.xml");
return 0;
}