This website requires JavaScript.
Explore
Help
Sign In
riscv
/
caravel
mirror of
https://github.com/efabless/caravel.git
Watch
1
Star
0
Fork
You've already forked caravel
0
Code
Issues
Projects
Releases
Wiki
Activity
d5379ab6f9
caravel
/
verilog
History
kareem
d5379ab6f9
fix power pins assignment of clockp buffers again
2022-10-13 11:02:35 -07:00
..
dv
added netlist for vcs gl_caravel_vcs.list rtl_caravel_vcs.list
2022-10-10 06:23:47 -07:00
gl
change buf16 to clkbuf16 and reimplement
2022-10-13 06:54:55 -07:00
rtl
fix power pins assignment of clockp buffers again
2022-10-13 11:02:35 -07:00
stubs
[DATA] Add spare_logic_block
2021-11-24 20:36:23 +02:00