riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog/dv/wb_utests
History
Tim Edwards 00e0a5f603 Corrected the two failing testbenches (which needed fixing because 
the implementation of the housekeeping module changed the addresses
of the signals being exercised).
 		2021-10-28 22:20:46 -04:00
..
chip_io Added back wishbone verification tests, specifically those related 2021-10-28 17:26:06 -04:00
mgmt_protect Added back wishbone verification tests, specifically those related 2021-10-28 17:26:06 -04:00
mprj_ctrl Corrected the two failing testbenches (which needed fixing because 2021-10-28 22:20:46 -04:00
sysctrl_wb Corrected the two failing testbenches (which needed fixing because 2021-10-28 22:20:46 -04:00
Makefile Added back wishbone verification tests, specifically those related 2021-10-28 17:26:06 -04:00