This website requires JavaScript.
Explore
Help
Sign In
riscv
/
caravel
mirror of
https://github.com/efabless/caravel.git
Watch
1
Star
0
Fork
You've already forked caravel
0
Code
Issues
Projects
Releases
Wiki
Activity
37fb2d6766
caravel
/
verilog
History
manarabdelaty
37fb2d6766
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 13:07:23 +02:00
..
dv
Update storage testbench to work with one 2K block
2021-11-12 17:14:21 +02:00
gl
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 13:07:23 +02:00
rtl
Fixed another missing line from the management protect block call
2021-11-18 08:25:13 -05:00