riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog/rtl/caravel_motto.v

3 lines
35 B
Verilog
Raw Blame History

module caravel_motto ();
endmodule
Reference in New Issue View Git Blame Copy Permalink