riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog
History
M0stafaRady 11330823b7 Add hk_regs_wr_wb_cpu test 2022-10-04 03:24:15 -07:00
..
dv Add hk_regs_wr_wb_cpu test 2022-10-04 03:24:15 -07:00
gl reharden!: gpio_control_block 2022-09-27 07:09:26 -07:00
rtl fix bug at reading from debug registers 2022-10-03 08:57:23 -07:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00