caravel/signoff/caravel_clocking/final_summary_report.csv

1.4 KiB

1designdesign_nameconfigflow_statustotal_runtimerouted_runtime(Cell/mm^2)/Core_UtilDIEAREA_mm^2CellPer_mm^2OpenDP_UtilPeak_Memory_Usage_MBcell_counttritonRoute_violationsShort_violationsMetSpc_violationsOffGrid_violationsMinHole_violationsOther_violationsMagic_violationsantenna_violationslvs_total_errorscvc_total_errorsklayout_violationswire_lengthviaswnspl_wnsoptimized_wnsfastroute_wnsspef_wnstnspl_tnsoptimized_tnsfastroute_tnsspef_tnsHPWLrouting_layer1_pctrouting_layer2_pctrouting_layer3_pctrouting_layer4_pctrouting_layer5_pctrouting_layer6_pctwires_countwire_bitspublic_wires_countpublic_wire_bitsmemories_countmemory_bitsprocesses_countcells_pre_abcANDDFFNANDNORORXORXNORMUXinputsoutputslevelEndCapsTapCellsDiodesTotal_Physical_Cellssuggested_clock_frequencysuggested_clock_periodCLOCK_PERIODSYNTH_STRATEGYSYNTH_MAX_FANOUTFP_CORE_UTILFP_ASPECT_RATIOFP_PDN_VPITCHFP_PDN_HPITCHPL_TARGET_DENSITYGLB_RT_ADJUSTMENTSTD_CELL_LIBRARYCELL_PADDIODE_INSERTION_STRATEGY
20/home/ma/ef/caravel_openframe/openlane/caravel_clockingcaravel_clockingcaravel_clockingflow_completed0h2m46s-189000.00.00644500.067.18584.662670000000000-149491821-3.73-5.41-1-4.99-1-24.41-36.68-1-28.88-13295625.00.026.0216.283.80.00.02022526711700020000000004727164077011790.909090909090911.010.0DELAY 0550115.516.90.70sky130_fd_sc_hd03