riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,531 Commits 140 Branches 61 Tags 15 GiB
Commit Graph

4 Commits

Author SHA1 Message Date
Anton Blanchard 25e5e27f9d Fix issues with port definitions 
Caravel fails to build with recent Icarus Verilog versions because some of
the port definitions are not valid.
 2023-01-05 20:53:17 +11:00
Tim Edwards 543fee18e3 Revised the spare logic block to make sure that all inputs are 
reachable from pins on the boundary once it's synthesized.
 2021-11-24 09:34:52 -05:00
Tim Edwards 2b156997cb Added a new module with "spare logic" for metal mask fixes. 2021-11-24 09:23:22 -05:00
Tim Edwards e86831b188 Final edits to make caravel LVS clean. 2021-11-22 16:51:35 -05:00