riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed the SPARE_LOGIC_BLOCK ifdef...endif from around the spare 

logic in caravel.v and caravan.v.  These had been added to the
caravel_stanford branch because the spare logic blocks are not
usefully synthesizable.
This commit is contained in:
Tim Edwards 2022-10-05 21:37:55 -04:00
parent 6831b85e3c
commit e2556cc11b
2 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
verilog/rtl/caravan.v
View File

@ -1375,7 +1375,6 @@ module caravan (
.X(rstb_l)
);
`ifdef USE_SPARE_LOGIC
// Spare logic for metal mask fixes
wire [107:0] spare_xz_nc;
wire [15:0] spare_xi_nc;
@ -1400,8 +1399,6 @@ module caravan (
.spare_xfq(spare_xfq_nc),
.spare_xfqn(spare_xfqn_nc)
);
`endif
endmodule
// `default_nettype wire

2
verilog/rtl/caravel.v
View File

@ -1427,7 +1427,6 @@ module caravel (
.X(rstb_l)
);
`ifdef USE_SPARE_LOGIC
// Spare logic for metal mask fixes
wire [107:0] spare_xz_nc;
wire [15:0] spare_xi_nc;
@ -1452,7 +1451,6 @@ module caravel (
.spare_xfq(spare_xfq_nc),
.spare_xfqn(spare_xfqn_nc)
);
`endif
endmodule
// `default_nettype wire