riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

delete reading from uart register in uart_rx test

This commit is contained in:
M0stafaRady 2022-10-05 15:07:38 -07:00
parent 78613c95cc
commit a6e7b46128
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
verilog/dv/cocotb/tests/uart/uart.py
View File

@ -113,14 +113,14 @@ async def uart_send_char(caravelEnv,char):
async def uart_check_char_recieved(caravelEnv,cpu): async def uart_check_char_recieved(caravelEnv,cpu):
# check cpu recieved the correct character # check cpu recieved the correct character
while True: while True:
reg_uart_data = caravelEnv.caravel_hdl.soc.core.uart_rxtx_w.value.binstr # reg_uart_data = caravelEnv.caravel_hdl.soc.core.uart_rxtx_w.value.binstr
reg1 = cpu.read_debug_reg1() reg1 = cpu.read_debug_reg1()
cocotb.log.debug(f"[TEST] reg1 = {hex(reg1)}") cocotb.log.debug(f"[TEST] reg1 = {hex(reg1)}")
if reg1 == 0x1B: if reg1 == 0x1B:
cocotb.log.info(f"[TEST] Pass cpu has recieved the correct character {chr(int(reg_uart_data,2))}") cocotb.log.info(f"[TEST] Pass cpu has recieved the correct character ")
return return
if reg1 == 0x1E: if reg1 == 0x1E:
cocotb.log.error(f"[TEST] Failed cpu has recieved the wrong character {chr(int(reg_uart_data,2))}") cocotb.log.error(f"[TEST] Failed cpu has recieved the wrong character ")
return return
await ClockCycles(caravelEnv.clk,1) await ClockCycles(caravelEnv.clk,1)