riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix wrong cell name 

`sky130_fd_sc_hd__dlygate4sd2` is called `sky130_fd_sc_hd__dlygate4sd2_1`
This commit is contained in:
Kareem Farid 2022-03-22 17:02:36 +02:00 committed by GitHub
parent 880b499d18
commit 8e02ea79d8
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
verilog/rtl/gpio_control_block.v
View File

@ -162,7 +162,7 @@ module gpio_control_block #(
/* add a final logic gate after that. The logic gate is */ /* add a final logic gate after that. The logic gate is */
/* synthesized and will be sized appropriately for an output buffer */ /* synthesized and will be sized appropriately for an output buffer */
sky130_fd_sc_hd__dlygate4sd2 data_delay_1 ( sky130_fd_sc_hd__dlygate4sd2_1 data_delay_1 (
`ifdef USE_POWER_PINS `ifdef USE_POWER_PINS
.VPWR(vccd), .VPWR(vccd),
.VGND(vssd), .VGND(vssd),
@ -173,7 +173,7 @@ module gpio_control_block #(
.A(serial_data_pre), .A(serial_data_pre),
); );
sky130_fd_sc_hd__dlygate4sd2 data_delay_2 ( sky130_fd_sc_hd__dlygate4sd2_1 data_delay_2 (
`ifdef USE_POWER_PINS `ifdef USE_POWER_PINS
.VPWR(vccd), .VPWR(vccd),
.VGND(vssd), .VGND(vssd),