riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Modified the GPIO control block to buffer the constant high/low outputs. 

Corrected the pad constant connections to all be in the correct domain
(1.8V or 3.3V).  Created a new "constant_block" module that generates
a single constant 1 and 0 value in the 1.8V domain, and used 7 of these
in the chip_io (and chip_io_alt) modules to create the 1.8V domain
constant signals for the seven pads belonging to the management (clock,
reset, flash SPI, and management GPIO).
This commit is contained in:
Tim Edwards 2022-09-20 17:49:08 -04:00
parent 37720ea216
commit 66fc0c6a06
9 changed files with 192 additions and 62 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
verilog/rtl/caravan.v
View File

@ -292,10 +292,6 @@ module caravan (
.vccd2 (vccd2_core), .vccd2 (vccd2_core),
.vssd1 (vssd1_core), .vssd1 (vssd1_core),
.vssd2 (vssd2_core), .vssd2 (vssd2_core),
// Connect 1.8V constant one to nearest GPIO control block
.vccd_const_one(mprj_io_one[`MPRJ_IO_PADS-`ANALOG_PADS-1]),
.gpio(gpio), .gpio(gpio),
.mprj_io(mprj_io), .mprj_io(mprj_io),
.clock(clock), .clock(clock),

2
verilog/rtl/caravan_netlists.v
View File

@ -58,6 +58,7 @@
`include "gl/mprj2_logic_high.v" `include "gl/mprj2_logic_high.v"
`include "gl/mgmt_protect.v" `include "gl/mgmt_protect.v"
`include "gl/mgmt_protect_hv.v" `include "gl/mgmt_protect_hv.v"
`include "gl/constant_block.v"
`include "gl/gpio_control_block.v" `include "gl/gpio_control_block.v"
`include "gl/gpio_defaults_block.v" `include "gl/gpio_defaults_block.v"
`include "gl/gpio_defaults_block_0403.v" `include "gl/gpio_defaults_block_0403.v"
@ -83,6 +84,7 @@
`include "mprj2_logic_high.v" `include "mprj2_logic_high.v"
`include "mgmt_protect.v" `include "mgmt_protect.v"
`include "mgmt_protect_hv.v" `include "mgmt_protect_hv.v"
`include "constant_block.v"
`include "gpio_control_block.v" `include "gpio_control_block.v"
`include "gpio_defaults_block.v" `include "gpio_defaults_block.v"
`include "gpio_logic_high.v" `include "gpio_logic_high.v"

2
verilog/rtl/caravel.v
View File

@ -253,8 +253,6 @@ module caravel (
.vccd2 (vccd2_core), .vccd2 (vccd2_core),
.vssd1 (vssd1_core), .vssd1 (vssd1_core),
.vssd2 (vssd2_core), .vssd2 (vssd2_core),
// Connect 1.8V constant one to nearest GPIO control block
.vccd_const_one(mprj_io_one[`MPRJ_IO_PADS-1]),
.gpio(gpio), .gpio(gpio),
.mprj_io(mprj_io), .mprj_io(mprj_io),
.clock(clock), .clock(clock),

10
verilog/rtl/caravel_netlists.v
View File

@ -56,6 +56,7 @@
`include "gl/mprj2_logic_high.v" `include "gl/mprj2_logic_high.v"
`include "gl/mgmt_protect.v" `include "gl/mgmt_protect.v"
`include "gl/mgmt_protect_hv.v" `include "gl/mgmt_protect_hv.v"
`include "gl/constant_block.v"
`include "gl/gpio_control_block.v" `include "gl/gpio_control_block.v"
`include "gl/gpio_defaults_block.v" `include "gl/gpio_defaults_block.v"
`include "gl/gpio_defaults_block_0403.v" `include "gl/gpio_defaults_block_0403.v"
@ -65,6 +66,10 @@
`include "gl/spare_logic_block.v" `include "gl/spare_logic_block.v"
`include "gl/mgmt_defines.v" `include "gl/mgmt_defines.v"
`include "gl/mgmt_core_wrapper.v" `include "gl/mgmt_core_wrapper.v"
`include "gl/mgmt_core.v"
`include "gl/DFFRAM.v"
`include "gl/DFFRAMBB.v"
`include "gl/VexRiscv_LiteDebug.v"
`include "gl/caravel.v" `include "gl/caravel.v"
`else `else
`include "digital_pll.v" `include "digital_pll.v"
@ -81,12 +86,17 @@
`include "mprj2_logic_high.v" `include "mprj2_logic_high.v"
`include "mgmt_protect.v" `include "mgmt_protect.v"
`include "mgmt_protect_hv.v" `include "mgmt_protect_hv.v"
`include "constant_block.v"
`include "gpio_control_block.v" `include "gpio_control_block.v"
`include "gpio_defaults_block.v" `include "gpio_defaults_block.v"
`include "gpio_logic_high.v" `include "gpio_logic_high.v"
`include "xres_buf.v" `include "xres_buf.v"
`include "spare_logic_block.v" `include "spare_logic_block.v"
`include "mgmt_core_wrapper.v" `include "mgmt_core_wrapper.v"
`include "mgmt_core.v"
`include "DFFRAM.v"
`include "DFFRAMBB.v"
`include "VexRiscv_LiteDebug.v"
`include "caravel.v" `include "caravel.v"
`endif `endif

25
verilog/rtl/chip_io.v
View File

@ -61,7 +61,6 @@ module chip_io(
// Chip Core Interface // Chip Core Interface
input porb_h, input porb_h,
input por, input por,
input vccd_const_one,
output resetb_core_h, output resetb_core_h,
output clock_core, output clock_core,
input gpio_out_core, input gpio_out_core,
@ -277,18 +276,28 @@ module chip_io(
{flash_io1_ieb_core, flash_io1_ieb_core, flash_io1_oeb_core}; {flash_io1_ieb_core, flash_io1_ieb_core, flash_io1_oeb_core};
// Management clock input pad // Management clock input pad
`INPUT_PAD(clock, clock_core, vccd_const_one); `INPUT_PAD(clock, clock_core, vccd_const_one[0], vssd_const_zero[0]);
wire [6:0] vccd_const_one; // Constant value for management pins
wire [6:0] vssd_const_zero; // Constant value for management pins
constant_block constant_value_inst [6:0] (
.vccd(vccd),
.vssd(vssd),
.one(vccd_const_one),
.zero(vssd_const_zero)
);
// Management GPIO pad // Management GPIO pad
`INOUT_PAD(gpio, gpio_in_core, vccd_const_one, gpio_out_core, gpio_inenb_core, gpio_outenb_core, dm_all); `INOUT_PAD(gpio, gpio_in_core, vccd_const_one[1], vssd_const_zero[1], gpio_out_core, gpio_inenb_core, gpio_outenb_core, dm_all);
// Management Flash SPI pads // Management Flash SPI pads
`INOUT_PAD(flash_io0, flash_io0_di_core, vccd_const_one, flash_io0_do_core, flash_io0_ieb_core, flash_io0_oeb_core, flash_io0_mode); `INOUT_PAD(flash_io0, flash_io0_di_core, vccd_const_one[2], vssd_const_zero[2], flash_io0_do_core, flash_io0_ieb_core, flash_io0_oeb_core, flash_io0_mode);
`INOUT_PAD(flash_io1, flash_io1_di_core, vccd_const_one, flash_io1_do_core, flash_io1_ieb_core, flash_io1_oeb_core, flash_io1_mode); `INOUT_PAD(flash_io1, flash_io1_di_core, vccd_const_one[3], vssd_const_zero[3], flash_io1_do_core, flash_io1_ieb_core, flash_io1_oeb_core, flash_io1_mode);
`OUTPUT_NO_INP_DIS_PAD(flash_csb, flash_csb_core, vccd_const_one, flash_csb_oeb_core); `OUTPUT_NO_INP_DIS_PAD(flash_csb, flash_csb_core, vccd_const_one[4], vssd_const_zero[4], flash_csb_oeb_core);
`OUTPUT_NO_INP_DIS_PAD(flash_clk, flash_clk_core, vccd_const_one, flash_clk_oeb_core); `OUTPUT_NO_INP_DIS_PAD(flash_clk, flash_clk_core, vccd_const_one[5], vssd_const_zero[5], flash_clk_oeb_core);
// NOTE: The analog_out pad from the raven chip has been replaced by // NOTE: The analog_out pad from the raven chip has been replaced by
// the digital reset input resetb on caravel due to the lack of an on-board // the digital reset input resetb on caravel due to the lack of an on-board
@ -313,7 +322,7 @@ module chip_io(
.INP_SEL_H(xres_vss_loop), // 1 = use filt_in_h else filter the pad input .INP_SEL_H(xres_vss_loop), // 1 = use filt_in_h else filter the pad input
.FILT_IN_H(xres_vss_loop), // Alternate input for glitch filter .FILT_IN_H(xres_vss_loop), // Alternate input for glitch filter
.PULLUP_H(xres_vss_loop), // Pullup connection for alternate filter input .PULLUP_H(xres_vss_loop), // Pullup connection for alternate filter input
.ENABLE_VDDIO(vccd_const_one) .ENABLE_VDDIO(vccd_const_one[6])
); );
// Corner cells (These are overlay cells; it is not clear what is normally // Corner cells (These are overlay cells; it is not clear what is normally

24
verilog/rtl/chip_io_alt.v
View File

@ -344,18 +344,28 @@ module chip_io_alt #(
wire[2:0] flash_io1_mode = wire[2:0] flash_io1_mode =
{flash_io1_ieb_core, flash_io1_ieb_core, flash_io1_oeb_core}; {flash_io1_ieb_core, flash_io1_ieb_core, flash_io1_oeb_core};
wire [6:0] vccd_const_one; // Constant value for management pins
wire [6:0] vssd_const_zero; // Constant value for management pins
constant_block constant_value_inst [6:0] (
.vccd(vccd),
.vssd(vssd),
.one(vccd_const_one),
.zero(vssd_const_zero)
);
// Management clock input pad // Management clock input pad
`INPUT_PAD(clock, clock_core, vccd_const_one); `INPUT_PAD(clock, clock_core, vccd_const_one[0], vssd_const_zero[0]);
// Management GPIO pad // Management GPIO pad
`INOUT_PAD(gpio, gpio_in_core, vccd_const_one, gpio_out_core, gpio_inenb_core, gpio_outenb_core, dm_all); `INOUT_PAD(gpio, gpio_in_core, vccd_const_one[1], vssd_const_zero[1], gpio_out_core, gpio_inenb_core, gpio_outenb_core, dm_all);
// Management Flash SPI pads // Management Flash SPI pads
`INOUT_PAD(flash_io0, flash_io0_di_core, vccd_const_one, flash_io0_do_core, flash_io0_ieb_core, flash_io0_oeb_core, flash_io0_mode); `INOUT_PAD(flash_io0, flash_io0_di_core, vccd_const_one[2], vssd_const_zero[2], flash_io0_do_core, flash_io0_ieb_core, flash_io0_oeb_core, flash_io0_mode);
`INOUT_PAD(flash_io1, flash_io1_di_core, vccd_const_one, flash_io1_do_core, flash_io1_ieb_core, flash_io1_oeb_core, flash_io1_mode); `INOUT_PAD(flash_io1, flash_io1_di_core, vccd_const_one[3], vssd_const_zero[3], flash_io1_do_core, flash_io1_ieb_core, flash_io1_oeb_core, flash_io1_mode);
`OUTPUT_NO_INP_DIS_PAD(flash_csb, flash_csb_core, vccd_const_one, flash_csb_oeb_core); `OUTPUT_NO_INP_DIS_PAD(flash_csb, flash_csb_core, vccd_const_one[4], vssd_const_zero[4], flash_csb_oeb_core);
`OUTPUT_NO_INP_DIS_PAD(flash_clk, flash_clk_core, vccd_const_one, flash_clk_oeb_core); `OUTPUT_NO_INP_DIS_PAD(flash_clk, flash_clk_core, vccd_const_one[5], vssd_const_zero[5], flash_clk_oeb_core);
// NOTE: The analog_out pad from the raven chip has been replaced by // NOTE: The analog_out pad from the raven chip has been replaced by
// the digital reset input resetb on caravel due to the lack of an on-board // the digital reset input resetb on caravel due to the lack of an on-board
@ -380,7 +390,7 @@ module chip_io_alt #(
.INP_SEL_H(xres_zero_loop), // 1 = use filt_in_h else filter the pad input .INP_SEL_H(xres_zero_loop), // 1 = use filt_in_h else filter the pad input
.FILT_IN_H(xres_zero_loop), // Alternate input for glitch filter .FILT_IN_H(xres_zero_loop), // Alternate input for glitch filter
.PULLUP_H(xres_zero_loop), // Pullup connection for alternate filter input .PULLUP_H(xres_zero_loop), // Pullup connection for alternate filter input
.ENABLE_VDDIO(vccd_const_one) .ENABLE_VDDIO(vccd_const_one[6])
); );
// Corner cells (These are overlay cells; it is not clear what is normally // Corner cells (These are overlay cells; it is not clear what is normally

77
verilog/rtl/constant_block.v Normal file
View File

@ -0,0 +1,77 @@
// SPDX-FileCopyrightText: 2020 Efabless Corporation
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// SPDX-License-Identifier: Apache-2.0
`default_nettype none
/*
*---------------------------------------------------------------------
* A simple module that generates buffered high and low outputs
* in the 1.8V domain.
*---------------------------------------------------------------------
*/
module constant_block (
`ifdef USE_POWER_PINS
inout vccd,
inout vssd,
`endif
output one,
output zero
);
wire one_unbuf;
wire zero_unbuf;
sky130_fd_sc_hd__conb_1 const_source (
`ifdef USE_POWER_PINS
.VPWR(vccd),
.VGND(vssd),
.VPB(vccd),
.VNB(vssd),
`endif
.HI(one_unbuf),
.LO(zero_unbuf)
);
/* Buffer the constant outputs (could be synthesized) */
/* NOTE: Constant cell HI, LO outputs are connected to power */
/* rails through an approximately 120 ohm resistor, which is not */
/* enough to drive inputs in the I/O cells while ensuring ESD */
/* requirements, without buffering. */
sky130_fd_sc_hd__buf_16 const_one_buf (
`ifdef USE_POWER_PINS
.VPWR(vccd),
.VGND(vssd),
.VPB(vccd),
.VNB(vssd),
`endif
.A(one_unbuf),
.X(one)
);
sky130_fd_sc_hd__buf_16 const_zero_buf (
`ifdef USE_POWER_PINS
.VPWR(vccd),
.VGND(vssd),
.VPB(vccd),
.VNB(vssd),
`endif
.A(zero_unbuf),
.X(zero)
);
endmodule
`default_nettype wire

36
verilog/rtl/gpio_control_block.v
View File

@ -135,8 +135,8 @@ module gpio_control_block #(
wire pad_gpio_outenb; wire pad_gpio_outenb;
wire pad_gpio_out; wire pad_gpio_out;
wire pad_gpio_in; wire pad_gpio_in;
wire one; wire one_unbuf;
wire zero; wire zero_unbuf;
wire user_gpio_in; wire user_gpio_in;
wire gpio_in_unbuf; wire gpio_in_unbuf;
@ -280,8 +280,36 @@ module gpio_control_block #(
.VPB(vccd), .VPB(vccd),
.VNB(vssd), .VNB(vssd),
`endif `endif
.HI(one), .HI(one_unbuf),
.LO(zero) .LO(zero_unbuf)
);
/* Buffer the constant outputs (could be synthesized) */
/* NOTE: Constant cell HI, LO outputs are connected to power */
/* rails through an approximately 120 ohm resistor, which is not */
/* enough to drive inputs in the I/O cells while ensuring ESD */
/* requirements, without buffering. */
sky130_fd_sc_hd__buf_8 const_one_buf (
`ifdef USE_POWER_PINS
.VPWR(vccd),
.VGND(vssd),
.VPB(vccd),
.VNB(vssd),
`endif
.A(one_unbuf),
.X(one)
);
sky130_fd_sc_hd__buf_8 const_zero_buf (
`ifdef USE_POWER_PINS
.VPWR(vccd),
.VGND(vssd),
.VPB(vccd),
.VNB(vssd),
`endif
.A(zero_unbuf),
.X(zero)
); );
endmodule endmodule

74
verilog/rtl/pads.v
View File

@ -73,7 +73,7 @@
.SRC_BDY_LVC1(L1), \ .SRC_BDY_LVC1(L1), \
.SRC_BDY_LVC2(L2) .SRC_BDY_LVC2(L2)
`define INPUT_PAD(X,Y,CONB_ONE) \ `define INPUT_PAD(X,Y,CONB_ONE,CONB_ZERO) \
wire loop_zero_``X; \ wire loop_zero_``X; \
wire loop_one_``X; \ wire loop_one_``X; \
sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \ sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \
@ -81,7 +81,7 @@
`ifndef TOP_ROUTING \ `ifndef TOP_ROUTING \
.PAD(X), \ .PAD(X), \
`endif \ `endif \
.OUT(loop_zero_``X), \ .OUT(CONB_ZERO), \
.OE_N(CONB_ONE), \ .OE_N(CONB_ONE), \
.HLD_H_N(loop_one_``X), \ .HLD_H_N(loop_one_``X), \
.ENABLE_H(porb_h), \ .ENABLE_H(porb_h), \
@ -90,14 +90,14 @@
.ENABLE_VSWITCH_H(loop_zero_``X), \ .ENABLE_VSWITCH_H(loop_zero_``X), \
.ENABLE_VDDIO(CONB_ONE), \ .ENABLE_VDDIO(CONB_ONE), \
.INP_DIS(por), \ .INP_DIS(por), \
.IB_MODE_SEL(loop_zero_``X), \ .IB_MODE_SEL(CONB_ZERO), \
.VTRIP_SEL(loop_zero_``X), \ .VTRIP_SEL(CONB_ZERO), \
.SLOW(loop_zero_``X), \ .SLOW(CONB_ZERO), \
.HLD_OVR(loop_zero_``X), \ .HLD_OVR(CONB_ZERO), \
.ANALOG_EN(loop_zero_``X), \ .ANALOG_EN(CONB_ZERO), \
.ANALOG_SEL(loop_zero_``X), \ .ANALOG_SEL(CONB_ZERO), \
.ANALOG_POL(loop_zero_``X), \ .ANALOG_POL(CONB_ZERO), \
.DM({loop_zero_``X, loop_zero_``X, vccd}), \ .DM({CONB_ZERO, CONB_ZERO, CONB_ONE}), \
.PAD_A_NOESD_H(), \ .PAD_A_NOESD_H(), \
.PAD_A_ESD_0_H(), \ .PAD_A_ESD_0_H(), \
.PAD_A_ESD_1_H(), \ .PAD_A_ESD_1_H(), \
@ -106,7 +106,7 @@
.TIE_HI_ESD(loop_one_``X), \ .TIE_HI_ESD(loop_one_``X), \
.TIE_LO_ESD(loop_zero_``X) ) .TIE_LO_ESD(loop_zero_``X) )
`define OUTPUT_PAD(X,Y,CONB_ONE,INPUT_DIS,OUT_EN_N) \ `define OUTPUT_PAD(X,Y,CONB_ONE,CONB_ZERO,INPUT_DIS,OUT_EN_N) \
wire loop_zero_``X; \ wire loop_zero_``X; \
wire loop_one_``X; \ wire loop_one_``X; \
sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \ sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \
@ -123,14 +123,14 @@
.ENABLE_VSWITCH_H(loop_zero_``X), \ .ENABLE_VSWITCH_H(loop_zero_``X), \
.ENABLE_VDDIO(CONB_ONE), \ .ENABLE_VDDIO(CONB_ONE), \
.INP_DIS(INPUT_DIS), \ .INP_DIS(INPUT_DIS), \
.IB_MODE_SEL(loop_zero_``X), \ .IB_MODE_SEL(CONB_ZERO), \
.VTRIP_SEL(loop_zero_``X), \ .VTRIP_SEL(CONB_ZERO), \
.SLOW(loop_zero_``X), \ .SLOW(CONB_ZERO), \
.HLD_OVR(loop_zero_``X), \ .HLD_OVR(CONB_ZERO), \
.ANALOG_EN(loop_zero_``X), \ .ANALOG_EN(CONB_ZERO), \
.ANALOG_SEL(loop_zero_``X), \ .ANALOG_SEL(CONB_ZERO), \
.ANALOG_POL(loop_zero_``X), \ .ANALOG_POL(CONB_ZERO), \
.DM({CONB_ONE, CONB_ONE, loop_zero_``X}), \ .DM({CONB_ONE, CONB_ONE, CONB_ZERO}), \
.PAD_A_NOESD_H(), \ .PAD_A_NOESD_H(), \
.PAD_A_ESD_0_H(), \ .PAD_A_ESD_0_H(), \
.PAD_A_ESD_1_H(), \ .PAD_A_ESD_1_H(), \
@ -139,7 +139,7 @@
.TIE_HI_ESD(loop_one_``X), \ .TIE_HI_ESD(loop_one_``X), \
.TIE_LO_ESD(loop_zero_``X)) .TIE_LO_ESD(loop_zero_``X))
`define OUTPUT_NO_INP_DIS_PAD(X,Y,CONB_ONE,OUT_EN_N) \ `define OUTPUT_NO_INP_DIS_PAD(X,Y,CONB_ONE,CONB_ZERO,OUT_EN_N) \
wire loop_zero_``X; \ wire loop_zero_``X; \
wire loop_one_``X; \ wire loop_one_``X; \
sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \ sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \
@ -155,15 +155,15 @@
.ENABLE_VDDA_H(porb_h), \ .ENABLE_VDDA_H(porb_h), \
.ENABLE_VSWITCH_H(loop_zero_``X), \ .ENABLE_VSWITCH_H(loop_zero_``X), \
.ENABLE_VDDIO(CONB_ONE), \ .ENABLE_VDDIO(CONB_ONE), \
.INP_DIS(loop_zero_``X), \ .INP_DIS(CONB_ZERO), \
.IB_MODE_SEL(loop_zero_``X), \ .IB_MODE_SEL(CONB_ZERO), \
.VTRIP_SEL(loop_zero_``X), \ .VTRIP_SEL(CONB_ZERO), \
.SLOW(loop_zero_``X), \ .SLOW(CONB_ZERO), \
.HLD_OVR(loop_zero_``X), \ .HLD_OVR(CONB_ZERO), \
.ANALOG_EN(loop_zero_``X), \ .ANALOG_EN(CONB_ZERO), \
.ANALOG_SEL(loop_zero_``X), \ .ANALOG_SEL(CONB_ZERO), \
.ANALOG_POL(loop_zero_``X), \ .ANALOG_POL(CONB_ZERO), \
.DM({CONB_ONE, CONB_ONE, loop_zero_``X}), \ .DM({CONB_ONE, CONB_ONE, CONB_ZERO}), \
.PAD_A_NOESD_H(), \ .PAD_A_NOESD_H(), \
.PAD_A_ESD_0_H(), \ .PAD_A_ESD_0_H(), \
.PAD_A_ESD_1_H(), \ .PAD_A_ESD_1_H(), \
@ -172,7 +172,7 @@
.TIE_HI_ESD(loop_one_``X), \ .TIE_HI_ESD(loop_one_``X), \
.TIE_LO_ESD(loop_zero_``X)) .TIE_LO_ESD(loop_zero_``X))
`define INOUT_PAD(X,Y,CONB_ONE,Y_OUT,INPUT_DIS,OUT_EN_N,MODE) \ `define INOUT_PAD(X,Y,CONB_ONE,CONB_ZERO,Y_OUT,INPUT_DIS,OUT_EN_N,MODE) \
wire loop_zero_``X; \ wire loop_zero_``X; \
wire loop_one_``X; \ wire loop_one_``X; \
sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \ sky130_ef_io__gpiov2_pad_wrapped X``_pad ( \
@ -189,13 +189,13 @@
.ENABLE_VSWITCH_H(loop_zero_``X), \ .ENABLE_VSWITCH_H(loop_zero_``X), \
.ENABLE_VDDIO(CONB_ONE), \ .ENABLE_VDDIO(CONB_ONE), \
.INP_DIS(INPUT_DIS), \ .INP_DIS(INPUT_DIS), \
.IB_MODE_SEL(loop_zero_``X), \ .IB_MODE_SEL(CONB_ZERO), \
.VTRIP_SEL(loop_zero_``X), \ .VTRIP_SEL(CONB_ZERO), \
.SLOW(loop_zero_``X), \ .SLOW(CONB_ZERO), \
.HLD_OVR(loop_zero_``X), \ .HLD_OVR(CONB_ZERO), \
.ANALOG_EN(loop_zero_``X), \ .ANALOG_EN(CONB_ZERO), \
.ANALOG_SEL(loop_zero_``X), \ .ANALOG_SEL(CONB_ZERO), \
.ANALOG_POL(loop_zero_``X), \ .ANALOG_POL(CONB_ZERO), \
.DM(MODE), \ .DM(MODE), \
.PAD_A_NOESD_H(), \ .PAD_A_NOESD_H(), \
.PAD_A_ESD_0_H(), \ .PAD_A_ESD_0_H(), \