riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix bug in bitbang_no_cpu_all_o testbench

This commit is contained in:
M0stafaRady 2022-10-15 04:18:05 -07:00
parent 1559e7c41d
commit 14ebfa5259
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
verilog/dv/cocotb/tests/bitbang/bitbang_tests.py
View File

@ -80,6 +80,7 @@ async def bitbang_no_cpu_all_o(dut):
await clock_in_right_o_left_i_standard(cpu,0) # 1 and 36
await clock_in_end_output(cpu) # 0 and 37 and load
await caravelEnv.release_csb()
await cpu.drive_data2address(reg.get_addr('reg_mprj_datal'),0x0)
await cpu.drive_data2address(reg.get_addr('reg_mprj_datah'),0x0)

2
verilog/dv/cocotb/verify_cocotb.py
View File

@ -338,7 +338,7 @@ class RunRegression:
def update_reg_log(self):
file_name=f"sim/{os.getenv('RUNTAG')}/runs.log"
f = open(file_name, "w")
f.write(f"{'Test':<25} {'status':<10} {'start':<15} {'end':<15} {'duration':<13} {'p/f':<5}\n")
f.write(f"{'Test':<33} {'status':<10} {'start':<15} {'end':<15} {'duration':<13} {'p/f':<5}\n")
for test,sim_types in self.tests.items():
for sim_type,corners in sim_types.items():
for corner,status in corners.items():