riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/mag/run_caravan_lvs.sh

22 lines
462 B
Bash
Raw Normal View History

Corrected an error in verilog/gl/chip_io_alt.v, which was missing connections to the core side VCCD1 and VSSD1 on the clamped3 pads. Also added scripts for running LVS on chip_io to the mag/ directory, and revised the scripts so that they will only re-run extraction if there is no netlist file in the mag/ directory.
2021-12-07 09:06:35 -06:00
#!/bin/bassh
Modifications done as part of LVS on the caravel top level.
2021-11-21 21:07:16 -06:00
#
Revised the LVS run scripts to use $PDK_ROOT instead of a hard- coded path.
2021-12-07 09:32:22 -06:00
PDK_ROOT ?= /usr/share/pdk
Corrected an error in verilog/gl/chip_io_alt.v, which was missing connections to the core side VCCD1 and VSSD1 on the clamped3 pads. Also added scripts for running LVS on chip_io to the mag/ directory, and revised the scripts so that they will only re-run extraction if there is no netlist file in the mag/ directory.
2021-12-07 09:06:35 -06:00
if [ ! -f caravan.spice ]; then
Revised the LVS run scripts to use $PDK_ROOT instead of a hard- coded path.
2021-12-07 09:32:22 -06:00
magic -dnull -noconsole -rcfile $PDK_ROOT/sky130A/libs.tech/magic/sky130A.magicrc << EOF
Reworked part of the layouts of both caravel and caravan to move the clocking subcircuit from inside the pad area near the "clock" pin to under the DLL. This prevents the DLL from having its outputs travel all the way across the chip to reach the clocking cell and then have the multiplexed clock travel all the way back, especially as the DLL outputs are high-speed signals (up to 150 MHz).
2021-12-02 19:45:39 -06:00
drc off
crashbackups stop
load caravan
select top cell
expand
extract do local
extract all
ext2spice lvs
ext2spice
EOF
Changed the user project wrapper and user analog project wrapper to be abstract views, and modified the LVS scripts accordingly (they no longer need a special version of the netgen setup script). LVS was verified on both caravel and caravan using this setup.
2021-12-07 21:21:49 -06:00
rm -f *.ext
Corrected an error in verilog/gl/chip_io_alt.v, which was missing connections to the core side VCCD1 and VSSD1 on the clamped3 pads. Also added scripts for running LVS on chip_io to the mag/ directory, and revised the scripts so that they will only re-run extraction if there is no netlist file in the mag/ directory.
2021-12-07 09:06:35 -06:00
fi
Reworked part of the layouts of both caravel and caravan to move the clocking subcircuit from inside the pad area near the "clock" pin to under the DLL. This prevents the DLL from having its outputs travel all the way across the chip to reach the clocking cell and then have the multiplexed clock travel all the way back, especially as the DLL outputs are high-speed signals (up to 150 MHz).
2021-12-02 19:45:39 -06:00
Modifications done as part of LVS on the caravel top level.
2021-11-21 21:07:16 -06:00
export NETGEN_COLUMNS=60
Changed the user project wrapper and user analog project wrapper to be abstract views, and modified the LVS scripts accordingly (they no longer need a special version of the netgen setup script). LVS was verified on both caravel and caravan using this setup.
2021-12-07 21:21:49 -06:00
netgen -batch lvs "caravan.spice caravan" "../verilog/gl/caravan.v caravan" $PDK_ROOT/sky130A/libs.tech/netgen/sky130A_setup.tcl comp.out