mirror of https://github.com/efabless/caravel.git
52 lines
2.5 KiB
Plaintext
52 lines
2.5 KiB
Plaintext
|
CVC: Log output to /home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/reports/signoff/spare_logic_block.rpt
|
||
|
|
CVC: Error output to /home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/reports/signoff/spare_logic_block.rpt.error.gz
|
||
|
|
CVC: Debug output to /home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/reports/signoff/spare_logic_block.rpt.debug.gz
|
||
|
|
CVC: Circuit Validation Check Version 1.1.4
|
||
|
|
CVC: Start: Mon Feb 27 14:20:47 2023
|
||
|
|
|
||
|
|
Using the following parameters for CVC (Circuit Validation Check) from /home/hosni/swift/OpenLane/pdks/sky130A/libs.tech/openlane/cvc/cvcrc
|
||
|
|
CVC_TOP = 'spare_logic_block'
|
||
|
|
CVC_NETLIST = '/home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/tmp/signoff/spare_logic_block.cdl'
|
||
|
|
CVC_MODE = 'spare_logic_block'
|
||
|
|
CVC_MODEL_FILE = '/home/hosni/swift/OpenLane/pdks/sky130A/libs.tech/openlane/cvc/models'
|
||
|
|
CVC_POWER_FILE = '/home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/tmp/signoff/spare_logic_block.power'
|
||
|
|
CVC_FUSE_FILE = ''
|
||
|
|
CVC_REPORT_FILE = '/home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/reports/signoff/spare_logic_block.rpt'
|
||
|
|
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
|
||
|
|
CVC_CIRCUIT_ERROR_LIMIT = '100'
|
||
|
|
CVC_SEARCH_LIMIT = '100'
|
||
|
|
CVC_LEAK_LIMIT = '0.0002'
|
||
|
|
CVC_SOI = 'false'
|
||
|
|
CVC_SCRC = 'false'
|
||
|
|
CVC_VTH_GATES = 'false'
|
||
|
|
CVC_MIN_VTH_GATES = 'false'
|
||
|
|
CVC_IGNORE_VTH_FLOATING = 'false'
|
||
|
|
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
|
||
|
|
CVC_LEAK_OVERVOLTAGE = 'true'
|
||
|
|
CVC_LOGIC_DIODES = 'false'
|
||
|
|
CVC_ANALOG_GATES = 'true'
|
||
|
|
CVC_BACKUP_RESULTS = 'false'
|
||
|
|
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_SHORT_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_BIAS_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_FORWARD_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_FLOATING_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_GATE_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_LEAK?_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_EXPECTED_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
|
||
|
|
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
|
||
|
|
CVC_CELL_ERROR_LIMIT_FILE = ''
|
||
|
|
CVC_CELL_CHECKSUM_FILE = ''
|
||
|
|
CVC_LARGE_CIRCUIT_SIZE = '10000000'
|
||
|
|
CVC_NET_CHECK_FILE = ''
|
||
|
|
CVC_MODEL_CHECK_FILE = ''
|
||
|
|
End of parameters
|
||
|
|
|
||
|
|
CVC: Reading device model settings...
|
||
|
|
CVC: Reading power settings...
|
||
|
|
CVC: Parsing netlist /home/hosni/caravel_sky130/caravel_redesign-2/caravel/openlane/spare_logic_block/runs/23_02_27_06_20/tmp/signoff/spare_logic_block.cdl
|
||
|
|
Cdl fixed data size 20106
|
||
|
|
Usage CDL: Time: 0 Memory: 6736 I/O: 8 Swap: 0
|
||
|
|
CVC: Counting and linking...
|