This website requires JavaScript.
Explore
Help
Sign In
riscv
/
caravel
mirror of
https://github.com/efabless/caravel.git
Watch
1
Star
0
Fork
You've already forked caravel
0
Code
Issues
Projects
Releases
Wiki
Activity
8540c4fcdf
caravel
/
openlane
/
caravel_clocking
/
pin_order.cfg
13 lines
97 B
INI
Raw
Normal View
History
Unescape
Escape
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
#E
ext_clk_sel
sel.*
ext_reset
#N
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
resetb
ext_clk
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
core_clk
user_clk
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
resetb_sync
pll_clk
pll_clk90